{"id":"https://openalex.org/W2982422394","doi":"https://doi.org/10.1109/mwscas.2019.8884925","title":"Fully Digital 1-1 MASH VCO-Based ADC Architecture","display_name":"Fully Digital 1-1 MASH VCO-Based ADC Architecture","publication_year":2019,"publication_date":"2019-08-01","ids":{"openalex":"https://openalex.org/W2982422394","doi":"https://doi.org/10.1109/mwscas.2019.8884925","mag":"2982422394"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2019.8884925","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2019.8884925","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021777545","display_name":"Mohammadhadi Danesh","orcid":"https://orcid.org/0000-0001-8395-0025"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammadhadi Danesh","raw_affiliation_strings":["Electrical Engineering, University at Buffalo, Buffalo, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005496543","display_name":"Arindam Sanyal","orcid":"https://orcid.org/0000-0003-4045-6291"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arindam Sanyal","raw_affiliation_strings":["Electrical Engineering, University at Buffalo, Buffalo, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63190737"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.20561959,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"501","last_page":"504"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.9673909544944763},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.7620458602905273},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.7617803812026978},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.7043297290802002},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6001286506652832},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5379029512405396},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5008785724639893},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.45317843556404114},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3211931884288788},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23806843161582947},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.20642858743667603},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18756839632987976},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10345548391342163}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.9673909544944763},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.7620458602905273},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.7617803812026978},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.7043297290802002},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6001286506652832},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5379029512405396},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5008785724639893},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.45317843556404114},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3211931884288788},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23806843161582947},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.20642858743667603},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18756839632987976},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10345548391342163}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2019.8884925","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2019.8884925","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6600000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1925001955","https://openalex.org/W1995733996","https://openalex.org/W2065391682","https://openalex.org/W2153293882","https://openalex.org/W2608117326","https://openalex.org/W2742168101","https://openalex.org/W2907774958","https://openalex.org/W2916345759","https://openalex.org/W2943507084","https://openalex.org/W2949475575","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W3129408886","https://openalex.org/W4233090067","https://openalex.org/W2365946217","https://openalex.org/W1964543336","https://openalex.org/W2368638770","https://openalex.org/W2365449259","https://openalex.org/W2057338677","https://openalex.org/W2105518569","https://openalex.org/W2285615337","https://openalex.org/W2769291063"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3],"novel":[4,55],"architecture":[5],"for":[6,76],"purely":[7],"voltage":[8],"controlled":[9],"oscillator":[10],"(VCO)":[11],"based":[12,29],"1-1":[13],"MASH":[14,23,47],"second-order":[15],"analog-to-digital":[16],"converter":[17],"(ADC).":[18],"Each":[19],"stage":[20,79],"of":[21,68,80],"the":[22,42,46,69,77,81,93],"uses":[24,35],"an":[25],"open":[26],"loop":[27],"inverter":[28],"ring":[30],"VCO.":[31],"The":[32],"proposed":[33,62,94],"ADC":[34,82],"phase":[36],"information":[37],"from":[38],"all":[39],"inverters":[40],"in":[41,44],"VCO":[43,56,71],"both":[45],"stages":[48],"to":[49,63,91],"perform":[50],"efficient":[51],"multi-bit":[52],"quantization.":[53],"A":[54,73],"quantization":[57,66],"error":[58],"extraction":[59],"circuit":[60],"is":[61],"easily":[64],"extract":[65],"noise":[67],"first":[70],"stage.":[72],"gain":[74],"calibration":[75],"second":[78],"has":[83],"been":[84,89],"analyzed.":[85],"Behavioral":[86],"simulations":[87],"have":[88],"performed":[90],"validate":[92],"architecture.":[95]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}