{"id":"https://openalex.org/W2982642548","doi":"https://doi.org/10.1109/mwscas.2019.8884919","title":"A Single-Stage RISC-V Processor to Mitigate the Von Neumann Bottleneck","display_name":"A Single-Stage RISC-V Processor to Mitigate the Von Neumann Bottleneck","publication_year":2019,"publication_date":"2019-08-01","ids":{"openalex":"https://openalex.org/W2982642548","doi":"https://doi.org/10.1109/mwscas.2019.8884919","mag":"2982642548"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2019.8884919","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2019.8884919","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067005883","display_name":"Toshiki Kanamoto","orcid":"https://orcid.org/0000-0002-6326-6960"},"institutions":[{"id":"https://openalex.org/I146516829","display_name":"Hirosaki University","ror":"https://ror.org/02syg0q74","country_code":"JP","type":"education","lineage":["https://openalex.org/I146516829"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshiki Kanamoto","raw_affiliation_strings":["Hirosaki University, Aomori, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hirosaki University, Aomori, Japan","institution_ids":["https://openalex.org/I146516829"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082362026","display_name":"Masami Fukushima","orcid":"https://orcid.org/0000-0002-9886-3263"},"institutions":[{"id":"https://openalex.org/I4210157625","display_name":"Central Research Laboratories (United Kingdom)","ror":"https://ror.org/05g0sd071","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210157625"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Masami Fukushima","raw_affiliation_strings":["Uno Laboratories, Ltd"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Uno Laboratories, Ltd","institution_ids":["https://openalex.org/I4210157625"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090651057","display_name":"Koichi Kitagishi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210157625","display_name":"Central Research Laboratories (United Kingdom)","ror":"https://ror.org/05g0sd071","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210157625"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Koichi Kitagishi","raw_affiliation_strings":["Uno Laboratories, Ltd"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Uno Laboratories, Ltd","institution_ids":["https://openalex.org/I4210157625"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050449233","display_name":"Seijin Nakayama","orcid":null},"institutions":[{"id":"https://openalex.org/I4210157625","display_name":"Central Research Laboratories (United Kingdom)","ror":"https://ror.org/05g0sd071","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210157625"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Seijin Nakayama","raw_affiliation_strings":["Uno Laboratories, Ltd"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Uno Laboratories, Ltd","institution_ids":["https://openalex.org/I4210157625"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071396683","display_name":"Hideki Ishihara","orcid":"https://orcid.org/0009-0002-7770-2652"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hideki Ishihara","raw_affiliation_strings":["Aquaxis Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aquaxis Technology","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064847564","display_name":"K. Kasai","orcid":null},"institutions":[{"id":"https://openalex.org/I146516829","display_name":"Hirosaki University","ror":"https://ror.org/02syg0q74","country_code":"JP","type":"education","lineage":["https://openalex.org/I146516829"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koki Kasai","raw_affiliation_strings":["Hirosaki University, Aomori, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hirosaki University, Aomori, Japan","institution_ids":["https://openalex.org/I146516829"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108528404","display_name":"Atsushi Kurokawa","orcid":null},"institutions":[{"id":"https://openalex.org/I146516829","display_name":"Hirosaki University","ror":"https://ror.org/02syg0q74","country_code":"JP","type":"education","lineage":["https://openalex.org/I146516829"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Atsushi Kurokawa","raw_affiliation_strings":["Hirosaki University, Aomori, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hirosaki University, Aomori, Japan","institution_ids":["https://openalex.org/I146516829"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110646137","display_name":"Masashi Imai","orcid":null},"institutions":[{"id":"https://openalex.org/I146516829","display_name":"Hirosaki University","ror":"https://ror.org/02syg0q74","country_code":"JP","type":"education","lineage":["https://openalex.org/I146516829"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masashi Imai","raw_affiliation_strings":["Hirosaki University, Aomori, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hirosaki University, Aomori, Japan","institution_ids":["https://openalex.org/I146516829"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6055,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.69878558,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1085","last_page":"1088"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.8582969903945923},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8212332129478455},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.7967677712440491},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.7733557820320129},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.7372952699661255},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6588695049285889},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.576033353805542},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5626179575920105},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.5426658987998962},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.5287700891494751},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4930832087993622},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4811783730983734},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.47685229778289795},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.47430112957954407},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4101475179195404},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36307308077812195},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.33106106519699097},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.2632759213447571},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.10740289092063904},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07457247376441956}],"concepts":[{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.8582969903945923},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8212332129478455},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7967677712440491},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.7733557820320129},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.7372952699661255},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6588695049285889},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.576033353805542},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5626179575920105},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.5426658987998962},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.5287700891494751},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4930832087993622},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4811783730983734},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.47685229778289795},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.47430112957954407},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4101475179195404},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36307308077812195},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33106106519699097},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.2632759213447571},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.10740289092063904},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07457247376441956},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2019.8884919","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2019.8884919","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7200000286102295,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1598409309","https://openalex.org/W2003102128","https://openalex.org/W2009892418","https://openalex.org/W2030383908","https://openalex.org/W2100738533","https://openalex.org/W2124221161","https://openalex.org/W2128928939","https://openalex.org/W2138913040","https://openalex.org/W2292548336","https://openalex.org/W2587769993","https://openalex.org/W2771439486","https://openalex.org/W2895621301","https://openalex.org/W4250795883","https://openalex.org/W6746482840"],"related_works":["https://openalex.org/W2540018280","https://openalex.org/W2141799201","https://openalex.org/W2111412181","https://openalex.org/W4251089459","https://openalex.org/W2115138121","https://openalex.org/W2009783759","https://openalex.org/W3116750762","https://openalex.org/W2776017533","https://openalex.org/W2982642548","https://openalex.org/W1999593226"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,24],"micro-processor":[4],"which":[5,54,94],"alleviates":[6],"the":[7,20,27,42,58,63,66,73,79,81,86],"major":[8],"limitations":[9],"on":[10],"throughput":[11],"caused":[12],"by":[13,69],"fetching":[14],"instructions":[15,36],"from":[16,37],"program":[17],"memory":[18,38],"into":[19,41],"instruction":[21,43,75],"register":[22],"as":[23],"part":[25],"of":[26,65],"von":[28],"Neumann":[29],"architecture.":[30,77],"The":[31],"proposed":[32,67,82],"processor":[33,83],"directly":[34],"reads":[35],"without":[39],"latching":[40],"register.":[44],"It":[45],"enables":[46],"to":[47,57],"realize":[48],"an":[49],"efficient":[50],"single":[51],"stage":[52],"operation,":[53],"is":[55],"comparable":[56],"pipelines.":[59],"We":[60],"experimentally":[61],"show":[62],"effectiveness":[64],"configuration":[68],"implementing":[70],"processors":[71],"with":[72],"RISC-V":[74],"set":[76],"Replacing":[78],"pipelines,":[80],"promisingly":[84],"maintains":[85],"efficiency":[87],"even":[88],"in":[89],"applications":[90],"including":[91],"embedded":[92],"systems":[93],"has":[95],"many":[96],"conditional":[97],"branches.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}