{"id":"https://openalex.org/W2939219933","doi":"https://doi.org/10.1109/mwscas.2018.8624071","title":"1-Transistor-1-Memristor Multilevel Memory Cell","display_name":"1-Transistor-1-Memristor Multilevel Memory Cell","publication_year":2018,"publication_date":"2018-08-01","ids":{"openalex":"https://openalex.org/W2939219933","doi":"https://doi.org/10.1109/mwscas.2018.8624071","mag":"2939219933"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2018.8624071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2018.8624071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053003674","display_name":"Rishabh Govli","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rishabh Govli","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, West Bengal, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088788313","display_name":"Vivek Dixit","orcid":"https://orcid.org/0000-0003-2542-2499"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vivek Dixit","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, West Bengal, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075623958","display_name":"Bibhu Datta Sahoo","orcid":"https://orcid.org/0000-0002-3563-9096"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bibhu Datta Sahoo","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, West Bengal, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":0.1309,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.53322045,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8899986147880554},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.7048099637031555},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6812063455581665},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.633427083492279},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.633002519607544},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.5913255214691162},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.5433105230331421},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.532853901386261},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.48808181285858154},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4713696241378784},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.46977442502975464},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4693155288696289},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.46314311027526855},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44746264815330505},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.4333207309246063},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.43015483021736145},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35425612330436707},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3041139245033264},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.17749318480491638},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15443426370620728},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09262186288833618},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08812835812568665}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8899986147880554},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.7048099637031555},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6812063455581665},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.633427083492279},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.633002519607544},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.5913255214691162},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.5433105230331421},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.532853901386261},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.48808181285858154},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4713696241378784},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46977442502975464},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4693155288696289},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.46314311027526855},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44746264815330505},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.4333207309246063},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.43015483021736145},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35425612330436707},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3041139245033264},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.17749318480491638},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15443426370620728},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09262186288833618},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08812835812568665}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2018.8624071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2018.8624071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1493445957","https://openalex.org/W1514947037","https://openalex.org/W1532559922","https://openalex.org/W1578783943","https://openalex.org/W1632075317","https://openalex.org/W1968288892","https://openalex.org/W2022034350","https://openalex.org/W2100483769","https://openalex.org/W2112181056","https://openalex.org/W2120557145","https://openalex.org/W2149441930","https://openalex.org/W2162651880","https://openalex.org/W2240576530","https://openalex.org/W2594881202","https://openalex.org/W2603064927","https://openalex.org/W2755728497","https://openalex.org/W2964151426","https://openalex.org/W6631737855","https://openalex.org/W6736339276","https://openalex.org/W6744400106"],"related_works":["https://openalex.org/W4232117715","https://openalex.org/W4285257158","https://openalex.org/W1494152240","https://openalex.org/W2898989424","https://openalex.org/W2149441930","https://openalex.org/W4318328868","https://openalex.org/W1567000137","https://openalex.org/W4238754064","https://openalex.org/W2077498413","https://openalex.org/W2939219933"],"abstract_inverted_index":{"CMOS-hybrids":[0],"with":[1,8,109,166],"memristors":[2],"is":[3,119],"an":[4,115],"upcoming":[5],"memory":[6,18,55,72,100,118,124],"technology":[7,108],"advantages":[9,137],"like":[10],"high-density,":[11],"non-volatility,":[12],"and":[13,20,34,85,103,148,150],"low":[14,142],"power":[15,140,144],"consumption.":[16],"Conventional":[17],"applications":[19,36],"logic":[21],"devices":[22],"require":[23,37],"the":[24,39,80,127,136],"memristor":[25,40,77,110],"to":[26,44,161],"exhibit":[27],"resistive":[28],"switching":[29],"threshold,":[30],"while":[31],"neuromorphic":[32],"computing":[33],"analog":[35,83],"that":[38,57],"be":[41,51,159],"precisely":[42],"tuned":[43],"a":[45,70,122],"certain":[46],"value.":[47],"Memory":[48],"density":[49],"can":[50,58,158],"increased":[52],"by":[53],"realizing":[54],"cells":[56],"store":[59,162],"more":[60,163],"than":[61,164],"2":[62],"levels,":[63],"i.e.,":[64],"multiple":[65],"bits":[66],"per":[67],"cell.":[68,101],"Realizing":[69],"multi-level":[71,99],"cell":[73,130,157],"using":[74,112,126],"only":[75],"one":[76],"falls":[78],"into":[79],"category":[81],"of":[82,138],"application":[84],"hence,":[86],"requires":[87],"gradual":[88],"resistance":[89],"tuning":[90],"(GRT).":[91],"This":[92],"paper":[93],"proposes":[94],"GRT":[95],"based":[96],"one-transistor-one-memristor":[97],"(1T1M)":[98],"Designed":[102],"simulated":[104],"in":[105],"UMC":[106],"180nm":[107],"modeled":[111],"VTEAM":[113],"[7],":[114],"8":[116],"Kbits":[117],"realized":[120],"as":[121],"64\u00d764":[123],"array":[125],"proposed":[128,133,155],"1T1M-memory":[129,156],"(2-bits/cell).":[131],"The":[132,154],"architecture":[134],"has":[135],"zero-static":[139],"dissipation,":[141],"transient":[143],"consumption":[145],"during":[146],"read":[147,152],"write,":[149],"non-destructive":[151],"operations.":[153],"extended":[160],"2-bits":[165],"high-accuracy":[167],"sense":[168],"amplifiers.":[169]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}