{"id":"https://openalex.org/W4244588514","doi":"https://doi.org/10.1109/mwscas.2018.8624015","title":"Novel 3D Monotonic Characterization of Standard Cell Liberty File Attributes w.r.t ASIC Tool Flow","display_name":"Novel 3D Monotonic Characterization of Standard Cell Liberty File Attributes w.r.t ASIC Tool Flow","publication_year":2018,"publication_date":"2018-08-01","ids":{"openalex":"https://openalex.org/W4244588514","doi":"https://doi.org/10.1109/mwscas.2018.8624015"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2018.8624015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2018.8624015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061212115","display_name":"Lalitha Mohana Kalyani Garimella","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Lalitha Mohana Kalyani Garimella","raw_affiliation_strings":["Intel Corporation, Santa Clara, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007356417","display_name":"Sri Raga Sudha Garimella","orcid":null},"institutions":[{"id":"https://openalex.org/I10052268","display_name":"New Mexico State University","ror":"https://ror.org/00hpz7z43","country_code":"US","type":"education","lineage":["https://openalex.org/I10052268"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sri Raga Sudha Garimella","raw_affiliation_strings":["New Mexico State University, Las Cruses, USA"],"affiliations":[{"raw_affiliation_string":"New Mexico State University, Las Cruses, USA","institution_ids":["https://openalex.org/I10052268"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5061212115"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.26990039,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"771","last_page":"774"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8925508260726929},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.684578537940979},{"id":"https://openalex.org/keywords/monotonic-function","display_name":"Monotonic function","score":0.6833816766738892},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.6037769317626953},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.47225895524024963},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36302632093429565},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35467618703842163},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3410608768463135},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15506720542907715},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.15148872137069702},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1373712122440338},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.10175517201423645}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8925508260726929},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.684578537940979},{"id":"https://openalex.org/C72169020","wikidata":"https://www.wikidata.org/wiki/Q194404","display_name":"Monotonic function","level":2,"score":0.6833816766738892},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.6037769317626953},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.47225895524024963},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36302632093429565},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35467618703842163},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3410608768463135},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15506720542907715},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.15148872137069702},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1373712122440338},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.10175517201423645},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2018.8624015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2018.8624015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2024353582","https://openalex.org/W2025163728","https://openalex.org/W2106288082","https://openalex.org/W2324713641","https://openalex.org/W2534136824","https://openalex.org/W2786850014","https://openalex.org/W6656626207"],"related_works":["https://openalex.org/W2889102485","https://openalex.org/W2388299947","https://openalex.org/W2134697552","https://openalex.org/W4385831984","https://openalex.org/W3047211184","https://openalex.org/W2158494242","https://openalex.org/W2169589717","https://openalex.org/W4243638536","https://openalex.org/W1485408346","https://openalex.org/W1814844001"],"abstract_inverted_index":{"Shrinking":[0],"of":[1,48,110,122,126,157,182],"process":[2],"nodes":[3],"is":[4,8,104],"declining":[5],"and":[6,17,40,62,84,124,154,171],"demand":[7],"increasing":[9],"for":[10,29,94,99],"design":[11,42,83],"perfection":[12],"to":[13,52,75,108,115,150],"optimize":[14],"power,":[15],"performance":[16,184],"area":[18],"(PPA).":[19],"Standard":[20],"library":[21,111,138],"cells":[22,103,112,134,149],"(STD":[23],"cells)":[24],"being":[25],"basic":[26],"building":[27],"blocks":[28],"ASIC/CPU":[30,82],"design,":[31],"they":[32],"play":[33],"a":[34,86],"key":[35],"role":[36],"in":[37,41,80,118,135],"PPA":[38,95,144,167,169],"enhancement":[39],"perfection.":[43],"This":[44],"paper":[45],"presents":[46],"first":[47],"its":[49],"kind":[50],"research":[51],"bridge":[53],"the":[54,140,194],"gap":[55],"between":[56],"conventional":[57],"STD":[58,64],"cell":[59,65],"monotonic":[60,91,102],"characterization":[61,92],"resulted":[63],"liberty":[66],"format":[67],"file":[68],"(.lib":[69],"file)":[70],"attributes":[71],"usage":[72],"with":[73,174],"respect":[74],"ASIC":[76,175,178],"tool":[77,179],"cost":[78],"function":[79],"an":[81,136],"proposes":[85],"novel":[87],"3":[88],"dimensional":[89],"(3D)":[90],"method":[93],"boosting.":[96],"An":[97],"Algorithm":[98],"characterizing":[100],"3D":[101],"defined.":[105],"About":[106],"10%":[107],"60%":[109],"are":[113,188,191],"observed":[114],"be":[116],"non-3D-monotonic":[117],"various":[119],"libraries,":[120,123],"architecture":[121],"technology":[125],"libraries.":[127],"Primetime":[128],"results":[129,161],"proving":[130],"that":[131],"selecting":[132],"3D-monotonic":[133,152,195],"existing":[137],"using":[139],"algorithm":[141],"give":[142],"excellent":[143],"gain.":[145],"By":[146],"repairing":[147],"non-3d-monotonic":[148],"fit":[151],"characterization,":[153],"studying":[155],"summary":[156],"post-route,":[158],"post-extracted,":[159],"primetime":[160],"from":[162],"several":[163],"projects":[164],"showed":[165],"further":[166],"improvement.":[168],"gain":[170],"advantages":[172],"varies":[173],"flow":[176],"settings,":[177],"vendors,":[180],"size":[181],"CPU,":[183],"target,":[185],"etc...":[186],"There":[187],"no":[189],"disadvantages":[190],"caused":[192],"by":[193],"characterization.":[196]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}