{"id":"https://openalex.org/W2913522411","doi":"https://doi.org/10.1109/mwscas.2018.8624003","title":"Real-time Bitstream Decompression Scheme for FPGAs Reconfiguration","display_name":"Real-time Bitstream Decompression Scheme for FPGAs Reconfiguration","publication_year":2018,"publication_date":"2018-08-01","ids":{"openalex":"https://openalex.org/W2913522411","doi":"https://doi.org/10.1109/mwscas.2018.8624003","mag":"2913522411"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2018.8624003","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2018.8624003","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055541668","display_name":"Luka Daoud","orcid":"https://orcid.org/0000-0003-4708-4718"},"institutions":[{"id":"https://openalex.org/I120156002","display_name":"Boise State University","ror":"https://ror.org/02e3zdp86","country_code":"US","type":"education","lineage":["https://openalex.org/I120156002"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Luka Daoud","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Boise State University, Boise, Idaho, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Boise State University, Boise, Idaho, USA","institution_ids":["https://openalex.org/I120156002"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044360395","display_name":"Fady Hussein","orcid":null},"institutions":[{"id":"https://openalex.org/I120156002","display_name":"Boise State University","ror":"https://ror.org/02e3zdp86","country_code":"US","type":"education","lineage":["https://openalex.org/I120156002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fady Hussein","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Boise State University, Boise, Idaho, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Boise State University, Boise, Idaho, USA","institution_ids":["https://openalex.org/I120156002"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012409956","display_name":"Nader Rafla","orcid":"https://orcid.org/0000-0002-3150-0572"},"institutions":[{"id":"https://openalex.org/I120156002","display_name":"Boise State University","ror":"https://ror.org/02e3zdp86","country_code":"US","type":"education","lineage":["https://openalex.org/I120156002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nader Rafla","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Boise State University, Boise, Idaho, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Boise State University, Boise, Idaho, USA","institution_ids":["https://openalex.org/I120156002"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5055541668"],"corresponding_institution_ids":["https://openalex.org/I120156002"],"apc_list":null,"apc_paid":null,"fwci":0.2632,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.56443928,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1082","last_page":"1085"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8473037481307983},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.8101167678833008},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7940186262130737},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7787176370620728},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.6289579272270203},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6110896468162537},{"id":"https://openalex.org/keywords/decompression","display_name":"Decompression","score":0.5729323029518127},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5212934017181396},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5071332454681396},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4195025563240051},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1313346028327942},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.07092955708503723}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8473037481307983},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.8101167678833008},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7940186262130737},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7787176370620728},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.6289579272270203},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6110896468162537},{"id":"https://openalex.org/C2779480328","wikidata":"https://www.wikidata.org/wiki/Q1183684","display_name":"Decompression","level":2,"score":0.5729323029518127},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5212934017181396},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5071332454681396},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4195025563240051},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1313346028327942},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.07092955708503723},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C141071460","wikidata":"https://www.wikidata.org/wiki/Q40821","display_name":"Surgery","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mwscas.2018.8624003","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2018.8624003","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:scholarworks.boisestate.edu:electrical_facpubs-1420","is_oa":false,"landing_page_url":"https://scholarworks.boisestate.edu/electrical_facpubs/417","pdf_url":null,"source":{"id":"https://openalex.org/S4377196366","display_name":"Scholar Works  (Boise State University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I120156002","host_organization_name":"Boise State University","host_organization_lineage":["https://openalex.org/I120156002"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical and Computer Engineering Faculty Publications and Presentations","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1770858952","https://openalex.org/W2060108852","https://openalex.org/W2105999584","https://openalex.org/W2109802898","https://openalex.org/W2147267708","https://openalex.org/W2149106173","https://openalex.org/W2170145886","https://openalex.org/W2593800507","https://openalex.org/W6676115066","https://openalex.org/W6734551039"],"related_works":["https://openalex.org/W2063044603","https://openalex.org/W2136261407","https://openalex.org/W2204754129","https://openalex.org/W4322751528","https://openalex.org/W2759209791","https://openalex.org/W2340647897","https://openalex.org/W1569711686","https://openalex.org/W1541284233","https://openalex.org/W2129154773","https://openalex.org/W2156641820"],"abstract_inverted_index":{"The":[0,83],"state-of-the-art":[1],"FPGAs":[2],"require":[3],"massive":[4],"configuration":[5,140],"files":[6],"seeking":[7],"on-chip":[8],"large":[9],"memory":[10,28],"storage.":[11],"Partial":[12],"reconfigurable":[13,55],"applications":[14],"demand":[15],"even":[16],"more":[17],"data":[18],"storage":[19,29],"for":[20],"several":[21],"additional":[22],"partial":[23],"bitstreams.":[24],"To":[25],"alleviate":[26],"the":[27,49,57,61,106,108,113,131,134,143],"requirements,":[30],"bitstream":[31,80],"compression":[32,37],"techniques":[33],"are":[34],"needed.":[35],"Efficient":[36],"algorithms":[38],"usually":[39],"involve":[40],"high":[41],"complex":[42],"hardware":[43,128],"decompression":[44,62,81,84,109,144],"circuits.":[45],"This":[46],"might":[47],"increase":[48],"FPGA's":[50],"(re)configuration":[51],"time.":[52],"In":[53,67],"run-time":[54],"applications,":[56],"required":[58],"time":[59],"of":[60,76,105,118,133],"engine":[63],"must":[64],"be":[65],"minimized.":[66],"this":[68],"paper,":[69],"we":[70],"present":[71],"a":[72,77,95],"design":[73,92],"and":[74,138],"implementation":[75],"newly":[78],"developed":[79],"algorithm.":[82],"circuit":[85],"was":[86],"implemented":[87],"using":[88],"Xilinx":[89],"Vivado":[90],"EDA":[91],"suite":[93],"on":[94,121,142],"Zynq-based":[96],"FPGA.":[97],"While":[98],"consuming":[99],"only":[100],"118":[101],"CLB":[102],"slices,":[103],"0.89%":[104],"fabric,":[107],"speed":[110,145],"can":[111],"reach":[112],"theoretical":[114],"maximum":[115],"reconfiguration":[116],"frequency":[117],"400":[119],"MB/s":[120],"100":[122],"MHz":[123],"clock":[124],"as":[125],"verified":[126],"by":[127],"implementation.":[129],"Furthermore,":[130],"effect":[132],"FIFO":[135],"buffer":[136],"size":[137],"DMA":[139],"parameters":[141],"were":[146],"studied.":[147]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}