{"id":"https://openalex.org/W2912609233","doi":"https://doi.org/10.1109/mwscas.2018.8623969","title":"A Consideration on LUT Linearization of Stochastic ADC in Sub-Ranging Architecture","display_name":"A Consideration on LUT Linearization of Stochastic ADC in Sub-Ranging Architecture","publication_year":2018,"publication_date":"2018-08-01","ids":{"openalex":"https://openalex.org/W2912609233","doi":"https://doi.org/10.1109/mwscas.2018.8623969","mag":"2912609233"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2018.8623969","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2018.8623969","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053297180","display_name":"Parit Kanjanavirojkul","orcid":"https://orcid.org/0000-0003-2767-602X"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Parit Kanjanavirojkul","raw_affiliation_strings":["VLSI Design and Education Center (VDEC), The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053428546","display_name":"Nguyen Ngoc Mai-Khanh","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nguyen Ngoc Mai-Khanh","raw_affiliation_strings":["VLSI Design and Education Center (VDEC), The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020278873","display_name":"Rimon Ikeno","orcid":"https://orcid.org/0000-0003-0527-4601"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ikeno Rimon","raw_affiliation_strings":["VLSI Design and Education Center (VDEC), The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010763159","display_name":"Takahiro Yamaguchi","orcid":"https://orcid.org/0000-0003-0325-8878"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro J. Yamaguchi","raw_affiliation_strings":["VLSI Design and Education Center (VDEC), The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007028121","display_name":"Tetsuya Iizuka","orcid":"https://orcid.org/0000-0002-1512-4714"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tetsuya Iizuka","raw_affiliation_strings":["VLSI Design and Education Center (VDEC), The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028680447","display_name":"Kunihiro Asada","orcid":"https://orcid.org/0000-0002-1150-0241"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kunihiro Asada","raw_affiliation_strings":["VLSI Design and Education Center (VDEC), The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"408","last_page":"411"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11236","display_name":"Control Systems and Identification","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.8895242214202881},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.8216626644134521},{"id":"https://openalex.org/keywords/linearization","display_name":"Linearization","score":0.6487596035003662},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.6420685052871704},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6331145763397217},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.580521821975708},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5720575451850891},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5355600714683533},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.440685510635376},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3440697193145752},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32870808243751526},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23529484868049622},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.1639593541622162},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1505013108253479},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1481441855430603},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11294054985046387},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10185903310775757},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.1016814112663269},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06641262769699097}],"concepts":[{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.8895242214202881},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.8216626644134521},{"id":"https://openalex.org/C11210021","wikidata":"https://www.wikidata.org/wiki/Q1520713","display_name":"Linearization","level":3,"score":0.6487596035003662},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.6420685052871704},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6331145763397217},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.580521821975708},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5720575451850891},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5355600714683533},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.440685510635376},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3440697193145752},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32870808243751526},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23529484868049622},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.1639593541622162},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1505013108253479},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1481441855430603},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11294054985046387},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10185903310775757},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.1016814112663269},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06641262769699097},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2018.8623969","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2018.8623969","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W607373692","https://openalex.org/W1983740965","https://openalex.org/W1993890959","https://openalex.org/W2123397069","https://openalex.org/W2147081564","https://openalex.org/W2151396575","https://openalex.org/W2156360584","https://openalex.org/W2160306305","https://openalex.org/W2163439347","https://openalex.org/W2786010783"],"related_works":["https://openalex.org/W2278942241","https://openalex.org/W2368405386","https://openalex.org/W1977749038","https://openalex.org/W2082979872","https://openalex.org/W1641489184","https://openalex.org/W3004044036","https://openalex.org/W2792167570","https://openalex.org/W2290076986","https://openalex.org/W4206173322","https://openalex.org/W4312326809"],"abstract_inverted_index":{"A":[0,77],"stochastic":[1,28,39,60,64],"ADC":[2,29,61,65],"is":[3,12,30,34,80,101,139],"naturally":[4],"a":[5,27,42,45,59],"non-uniform":[6],"non-linear":[7],"quantizer,":[8],"in":[9,44],"which":[10],"post-correction":[11],"typically":[13],"needed.":[14],"In":[15,48],"addition,":[16],"even":[17],"though":[18],"it":[19,33,100],"can":[20,106],"achieve":[21],"high":[22],"precision,":[23],"the":[24,38,120,124],"range":[25],"of":[26,110],"limited.":[31],"Therefore,":[32],"beneficial":[35],"to":[36,116],"use":[37],"array":[40],"as":[41],"fine-stage":[43],"sub-ranging":[46,63,142],"architecture.":[47],"this":[49],"work,look-up-table":[50],"linearization":[51],"with":[52,128],"full":[53,104],"mapping":[54,57,105],"and":[55,62,68,75,87,99],"sigma-based":[56,117],"for":[58,82,141],"are":[66],"examined":[67],"compared":[69,115],"experimentally":[70],"by":[71,112],"Monte":[72],"Carlo":[73],"simulation":[74,97],"measurement.":[76],"test":[78],"chip":[79],"fabricated":[81],"4-bit":[83],"coarse":[84,125],"flash":[85],"stage":[86,126,137],"127":[88],"comparator":[89,127,138],"arrays":[90],"on":[91],"0.18":[92],"\u03bcm":[93],"CMOS.":[94],"Measurements":[95],"confirmed":[96],"results,":[98],"shown":[102],"that":[103,123],"improve":[107],"equivalent":[108],"number":[109],"bit":[111],"2":[113],"bits":[114],"mapping.":[118],"Furthermore,":[119],"results":[121],"suggest":[122],"5":[129],"times":[130],"better":[131],"input":[132],"offset":[133],"variation":[134],"than":[135],"fine":[136],"suitable":[140],"implementation.":[143]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}