{"id":"https://openalex.org/W2912137769","doi":"https://doi.org/10.1109/mwscas.2018.8623864","title":"Memristor Adder Design","display_name":"Memristor Adder Design","publication_year":2018,"publication_date":"2018-08-01","ids":{"openalex":"https://openalex.org/W2912137769","doi":"https://doi.org/10.1109/mwscas.2018.8623864","mag":"2912137769"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2018.8623864","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2018.8623864","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083001601","display_name":"Nagaraja Revanna","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nagaraja Revanna","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Texas at Austin, Austin, Texas, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Texas at Austin, Austin, Texas, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028439610","display_name":"Earl E. Swartzlander","orcid":"https://orcid.org/0000-0002-8699-5277"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Earl E. Swartzlander","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Texas at Austin, Austin, Texas, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Texas at Austin, Austin, Texas, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5083001601"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":0.1288,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51896586,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"464","issue":null,"first_page":"314","last_page":"317"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9793652296066284},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.7810903787612915},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6531347036361694},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5733382701873779},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.570476233959198},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5681142210960388},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.5639069080352783},{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.5105525255203247},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.4885760247707367},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4840092360973358},{"id":"https://openalex.org/keywords/prefix","display_name":"Prefix","score":0.4433327913284302},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.28480809926986694},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.20203545689582825},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10499319434165955},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10369011759757996}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9793652296066284},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.7810903787612915},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6531347036361694},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5733382701873779},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.570476233959198},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5681142210960388},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.5639069080352783},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.5105525255203247},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.4885760247707367},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4840092360973358},{"id":"https://openalex.org/C141603448","wikidata":"https://www.wikidata.org/wiki/Q134830","display_name":"Prefix","level":2,"score":0.4433327913284302},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28480809926986694},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.20203545689582825},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10499319434165955},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10369011759757996},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2018.8623864","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2018.8623864","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1963965124","https://openalex.org/W2006097283","https://openalex.org/W2025674646","https://openalex.org/W2075496750","https://openalex.org/W2112181056","https://openalex.org/W2143462372","https://openalex.org/W2147847555","https://openalex.org/W2162651880","https://openalex.org/W2168543008","https://openalex.org/W2542473330"],"related_works":["https://openalex.org/W2364181090","https://openalex.org/W4299002946","https://openalex.org/W2950518102","https://openalex.org/W2516396101","https://openalex.org/W2953746839","https://openalex.org/W2370097872","https://openalex.org/W2112595260","https://openalex.org/W4295540194","https://openalex.org/W1993041309","https://openalex.org/W2064215635"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"the":[3,38,47,55,59,69],"design":[4,57],"of":[5,64],"adders":[6],"implemented":[7],"with":[8],"memristors":[9],"is":[10,52],"discussed.":[11],"Memristor":[12],"based":[13],"designs":[14],"for":[15],"standard":[16],"adder":[17,24],"architectures":[18],"(ripple":[19],"carry":[20,22],"adder,":[21],"lookahead":[23],"and":[25,33,66],"parallel":[26,48,70],"prefix":[27,49,71],"adders)":[28],"are":[29,35],"explained.":[30],"The":[31],"area":[32,67],"latency":[34],"compared.":[36],"Surprisingly,":[37],"Radix-2":[39],"CLA":[40],"has":[41,58],"a":[42],"complexity":[43],"very":[44],"similar":[45],"to":[46],"adders.":[50,72],"It":[51],"shown":[53],"that":[54],"Kogge-Stone":[56],"best":[60],"metric":[61],"in":[62],"terms":[63],"delay":[65],"among":[68]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}