{"id":"https://openalex.org/W2911554448","doi":"https://doi.org/10.1109/mwscas.2018.8623861","title":"Acceleration of k-Nearest Neighbor Algorithm on FPGA using Intel SDK for OpenCL","display_name":"Acceleration of k-Nearest Neighbor Algorithm on FPGA using Intel SDK for OpenCL","publication_year":2018,"publication_date":"2018-08-01","ids":{"openalex":"https://openalex.org/W2911554448","doi":"https://doi.org/10.1109/mwscas.2018.8623861","mag":"2911554448"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2018.8623861","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2018.8623861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100657035","display_name":"Liyuan Liu","orcid":"https://orcid.org/0000-0003-2585-323X"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Liyuan Liu","raw_affiliation_strings":["Research Center for Integrated Microsystems (RCIM), University of Windsor, Windsor, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Center for Integrated Microsystems (RCIM), University of Windsor, Windsor, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074437075","display_name":"Mohammed Khalid","orcid":"https://orcid.org/0000-0003-3903-8789"},"institutions":[{"id":"https://openalex.org/I4210133860","display_name":"Windsor Dermatology","ror":"https://ror.org/03m5z5h02","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I4210133860"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammed A. S. Khalid","raw_affiliation_strings":["University of Windsor, Windsor, ON, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Windsor, Windsor, ON, CA","institution_ids":["https://openalex.org/I4210133860"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1070","last_page":"1073"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8683052062988281},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8573448657989502},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.7865316867828369},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.731078028678894},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4779013395309448},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4526434540748596},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.4272473454475403},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41558384895324707}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8683052062988281},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8573448657989502},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.7865316867828369},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.731078028678894},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4779013395309448},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4526434540748596},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.4272473454475403},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41558384895324707},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2018.8623861","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2018.8623861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1482842638","https://openalex.org/W1518139028","https://openalex.org/W1717365219","https://openalex.org/W2047207335","https://openalex.org/W2047284304","https://openalex.org/W2063459162","https://openalex.org/W2122727488","https://openalex.org/W2291235286","https://openalex.org/W2561655753","https://openalex.org/W3204616723","https://openalex.org/W6618672500","https://openalex.org/W6731002297","https://openalex.org/W6802797615"],"related_works":["https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W3208151864","https://openalex.org/W1564576805","https://openalex.org/W2887282140","https://openalex.org/W2981664121","https://openalex.org/W2936534257","https://openalex.org/W2526069705","https://openalex.org/W2108305411","https://openalex.org/W1980140364"],"abstract_inverted_index":{"Field":[0],"Programmable":[1],"Gate":[2],"Arrays":[3],"(FPGAs)":[4],"have":[5],"been":[6,84],"widely":[7],"used":[8,85,100,108],"for":[9,21,48],"accelerating":[10],"machine":[11,102],"learning":[12],"algorithms.":[13],"However,":[14],"the":[15,110,131,134,159],"high":[16,61],"design":[17,28,55,73,76],"cost":[18],"and":[19,53,150,172,200],"time":[20,167],"implementing":[22],"FPGA-based":[23,35,57,77,126,160],"accelerators":[24,59,161],"using":[25,93],"traditional":[26,182],"HDL-based":[27],"methodologies":[29],"has":[30,83],"discouraged":[31],"users":[32],"from":[33,60,125],"designing":[34],"accelerators.":[36,78],"In":[37,79],"recent":[38],"years,":[39],"a":[40,97,186],"new":[41],"CAD":[42],"tool":[43],"called":[44],"Intel":[45,151,191],"FPGA":[46],"SDK":[47],"OpenCL":[49],"(IFSO)":[50],"allowed":[51],"fast":[52],"efficient":[54],"of":[56,89,133],"hardware":[58,72],"level":[62],"specification":[63],"such":[64,184],"as":[65,185],"OpenCL.":[66],"Even":[67],"software":[68],"engineers":[69],"with":[70,130,197],"basic":[71],"knowledge":[74],"could":[75],"this":[80,116],"paper,":[81],"IFSO":[82],"to":[86,113,169],"explore":[87],"acceleration":[88,127],"k-Nearest-Neighbor":[90],"(kNN)":[91],"algorithm":[92,99,106,112,140],"FPGAs.":[94],"kNN":[95,111],"is":[96],"popular":[98],"in":[101,178],"learning.":[103],"Bitonic":[104],"sorting":[105],"was":[107,141],"within":[109],"check":[114],"if":[115],"provides":[117],"any":[118],"performance":[119],"improvements.":[120],"The":[121,138],"experimental":[122],"results":[123,156],"obtained":[124],"were":[128],"compared":[129],"state":[132],"art":[135],"CPU":[136],"implementation.":[137],"optimized":[139],"implemented":[142],"on":[143,189],"two":[144,190],"different":[145],"FPGAs":[146],"(Intel":[147],"Stratix":[148],"A7":[149],"Arria":[152],"10":[153],"GX).":[154],"Experimental":[155],"show":[157],"that":[158],"provided":[162],"similar":[163],"or":[164],"better":[165,173],"execution":[166],"(up":[168],"80X":[170],"faster)":[171],"power":[174,179],"efficiency":[175],"(83%":[176],"reduction":[177],"consumption)":[180],"than":[181],"platforms":[183],"workstation":[187],"based":[188],"Xeon":[192],"processors":[193],"E5-2620":[194],"Series":[195],"(each":[196],"6":[198],"cores":[199],"running":[201],"at":[202],"2.4":[203],"GHz).":[204]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}