{"id":"https://openalex.org/W2890501436","doi":"https://doi.org/10.1109/mwscas.2018.8623847","title":"Automatic Clock Domain Crossing Verification Flow For Dynamic Partial Reconfiguration","display_name":"Automatic Clock Domain Crossing Verification Flow For Dynamic Partial Reconfiguration","publication_year":2018,"publication_date":"2018-08-01","ids":{"openalex":"https://openalex.org/W2890501436","doi":"https://doi.org/10.1109/mwscas.2018.8623847","mag":"2890501436"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2018.8623847","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2018.8623847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089926026","display_name":"Islam Ahmed","orcid":"https://orcid.org/0009-0009-0223-5149"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU"],"is_corresponding":true,"raw_author_name":"Islam Ahmed","raw_affiliation_strings":["IC Verification Solutions, Mentor Graphics, a Siemens Business, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"IC Verification Solutions, Mentor Graphics, a Siemens Business, Cairo, Egypt","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063929219","display_name":"Hassan Mostafa","orcid":"https://orcid.org/0000-0003-0043-5007"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Hassan Mostafa","raw_affiliation_strings":["Electronics and Communications Engineering Department, Cairo University, Giza, Egypt"],"affiliations":[{"raw_affiliation_string":"Electronics and Communications Engineering Department, Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012834813","display_name":"Ahmed N. Mohieldin","orcid":"https://orcid.org/0000-0001-7500-4514"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed Nader Mohieldin","raw_affiliation_strings":["Electronics and Communications Engineering Department, Cairo University, Giza, Egypt"],"affiliations":[{"raw_affiliation_string":"Electronics and Communications Engineering Department, Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5089926026"],"corresponding_institution_ids":["https://openalex.org/I105695857"],"apc_list":null,"apc_paid":null,"fwci":0.2632,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.52748402,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2016 1","issue":null,"first_page":"1122","last_page":"1125"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8154886364936829},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7391020059585571},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6745944023132324},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6379075050354004},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5961101055145264},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.5521973371505737},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5011029243469238},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.46889322996139526},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.415553480386734},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.410777747631073},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3956947922706604},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36170750856399536},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17735707759857178}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8154886364936829},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7391020059585571},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6745944023132324},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6379075050354004},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5961101055145264},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5521973371505737},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5011029243469238},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.46889322996139526},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.415553480386734},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.410777747631073},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3956947922706604},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36170750856399536},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17735707759857178},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mwscas.2018.8623847","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2018.8623847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.kaust.edu.sa:10754/679454","is_oa":false,"landing_page_url":"http://hdl.handle.net/10754/679454","pdf_url":null,"source":{"id":"https://openalex.org/S4306401596","display_name":"King Abdullah University of Science and Technology Repository (King Abdullah University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I71920554","host_organization_name":"King Abdullah University of Science and Technology","host_organization_lineage":["https://openalex.org/I71920554"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321148","display_name":"Cairo University","ror":"https://ror.org/03q21mh05"},{"id":"https://openalex.org/F4320326598","display_name":"Zewail City of Science and Technology","ror":"https://ror.org/04w5f4y88"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1497207433","https://openalex.org/W1969875970","https://openalex.org/W1980377171","https://openalex.org/W2104491791","https://openalex.org/W2158265605","https://openalex.org/W2621963703","https://openalex.org/W2759209791","https://openalex.org/W2772153640","https://openalex.org/W2806977884","https://openalex.org/W2891465786","https://openalex.org/W6629549590"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W3120172095","https://openalex.org/W2118572231","https://openalex.org/W2106507440","https://openalex.org/W2105593427","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2108860137","https://openalex.org/W2059530328"],"abstract_inverted_index":{"Dynamic":[0],"Partial":[1],"Reconfiguration":[2],"(DPR)":[3],"on":[4,121],"Field":[5],"Programmable":[6],"Gate":[7],"Arrays":[8],"(FPGAs)":[9],"allows":[10],"some":[11],"of":[12,21,28,45,62,68,103,111],"the":[13,19,22,46,55,60,63,66,101,104,112,115,122,131],"logic":[14,23],"to":[15,54,57,117],"be":[16],"configured":[17],"while":[18],"rest":[20],"keeps":[24],"operating.":[25],"This":[26],"kind":[27],"designs":[29,48,105],"are":[30],"called":[31],"Dynamically":[32],"Reconfigurable":[33],"System":[34],"(DRS)":[35],"designs,":[36,64],"they":[37],"can":[38],"operate":[39],"in":[40,133],"multiple":[41],"modes.":[42],"The":[43],"verification":[44,89],"DRS":[47,76,92],"is":[49,97],"a":[50,125,134],"complicated":[51],"task":[52],"due":[53],"need":[56],"verify":[58],"all":[59],"modes":[61],"and":[65,129],"lack":[67],"Computer":[69],"Aided":[70],"Design":[71],"(CAD)":[72],"tools":[73],"support":[74],"for":[75,91,107,137],"designs.":[77,93],"In":[78],"this":[79],"paper,":[80],"we":[81],"propose":[82],"an":[83],"automatic":[84],"Clock":[85],"Domain":[86],"Crossing":[87],"(CDC)":[88],"flow":[90],"A":[94],"Perl":[95],"utility":[96],"implemented":[98],"which":[99],"automates":[100],"generation":[102],"files":[106],"each":[108],"operating":[109],"mode":[110],"design,":[113,123],"generates":[114],"script":[116],"run":[118],"CDC":[119,126],"analysis":[120,127],"runs":[124],"tool,":[128],"collates":[130],"results":[132],"user-friendly":[135],"representation":[136],"debugging.":[138]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}