{"id":"https://openalex.org/W2759627086","doi":"https://doi.org/10.1109/mwscas.2017.8053222","title":"All-digital \u0394\u03a3 TDC with differential bi-directional gated-delay-line time integrator","display_name":"All-digital \u0394\u03a3 TDC with differential bi-directional gated-delay-line time integrator","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2759627086","doi":"https://doi.org/10.1109/mwscas.2017.8053222","mag":"2759627086"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2017.8053222","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8053222","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101852631","display_name":"Young Jun Park","orcid":"https://orcid.org/0000-0002-1461-5597"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Young Jun Park","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, ON, Canada","TSMC Design Technology Canada Inc, Kanata, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, ON, Canada","institution_ids":["https://openalex.org/I530967"]},{"raw_affiliation_string":"TSMC Design Technology Canada Inc, Kanata, ON, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100698597","display_name":"Fei Yuan","orcid":"https://orcid.org/0000-0001-7758-5455"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Fei Yuan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, ON, Canada","TSMC Design Technology Canada Inc, Kanata, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, ON, Canada","institution_ids":["https://openalex.org/I530967"]},{"raw_affiliation_string":"TSMC Design Technology Canada Inc, Kanata, ON, Canada","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.1268096,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1513","last_page":"1516"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.9487326145172119},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.618037760257721},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.6074555516242981},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.6034232378005981},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.550762414932251},{"id":"https://openalex.org/keywords/integrating-adc","display_name":"Integrating ADC","score":0.5327579975128174},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.4818364381790161},{"id":"https://openalex.org/keywords/time-delay-and-integration","display_name":"Time delay and integration","score":0.45701128244400024},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4520761966705322},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.42169463634490967},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3596274256706238},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.2968500852584839},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26041388511657715},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24161815643310547},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.22250127792358398},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.2024448812007904},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14795193076133728},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11334657669067383},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09556812047958374}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.9487326145172119},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.618037760257721},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.6074555516242981},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.6034232378005981},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.550762414932251},{"id":"https://openalex.org/C140020054","wikidata":"https://www.wikidata.org/wiki/Q6043185","display_name":"Integrating ADC","level":5,"score":0.5327579975128174},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.4818364381790161},{"id":"https://openalex.org/C96566525","wikidata":"https://www.wikidata.org/wiki/Q7805282","display_name":"Time delay and integration","level":2,"score":0.45701128244400024},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4520761966705322},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.42169463634490967},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3596274256706238},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.2968500852584839},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26041388511657715},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24161815643310547},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.22250127792358398},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.2024448812007904},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14795193076133728},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11334657669067383},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09556812047958374},{"id":"https://openalex.org/C100329506","wikidata":"https://www.wikidata.org/wiki/Q336439","display_name":"\u0106uk converter","level":4,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2017.8053222","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8053222","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1518233821","https://openalex.org/W2094282675","https://openalex.org/W2127893475","https://openalex.org/W2134713152","https://openalex.org/W2157194265","https://openalex.org/W6679055260"],"related_works":["https://openalex.org/W2035741439","https://openalex.org/W2143449266","https://openalex.org/W2388167301","https://openalex.org/W2379473377","https://openalex.org/W2382024100","https://openalex.org/W2613964090","https://openalex.org/W2391290255","https://openalex.org/W2850651093","https://openalex.org/W2759627086","https://openalex.org/W4385679833"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"fully":[4],"differential":[5],"bi-directional":[6],"gated":[7],"delay":[8],"line":[9],"(BD-GDL)":[10],"time":[11,26,30,37,50,65,80],"integrator":[12,27,51,66],"and":[13,32,39,86],"its":[14],"application":[15],"in":[16,54,69],"an":[17,70],"all-digital":[18,57,111],"first-order":[19,58],"\u0394\u03a3":[20,59,112],"time-to-digital":[21],"converter":[22],"(TDC).":[23],"The":[24,45,100],"BD-GDL":[25,49],"performs":[28],"simultaneous":[29],"integration":[31,38],"multi-bit":[33],"quantization,":[34],"allowing":[35],"rapid":[36],"quantization":[40],"with":[41,95],"minimum":[42],"power":[43],"consumption.":[44],"nonlinearity":[46],"of":[47,82,103],"the":[48,62,93,104],"is":[52,90,106],"examined":[53],"detail.":[55],"An":[56],"TDC":[60,94,105],"utilizing":[61],"proposed":[63],"DB-GDL":[64],"was":[67],"designed":[68],"IBM":[71],"130":[72],"nm":[73],"1.2":[74],"V":[75],"CMOS":[76],"technology.":[77],"A":[78],"sinusoidal":[79],"input":[81],"430":[83],"ps":[84],"amplitude":[85],"231":[87],"kHz":[88],"frequency":[89],"digitized":[91],"by":[92],"25":[96],"MHz":[97],"sampling":[98],"frequency.":[99],"figure-of-merit":[101],"(FOM)":[102],"8.03":[107],"fJ,":[108],"outperforming":[109],"known":[110],"TDCs.":[113]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}