{"id":"https://openalex.org/W2760128242","doi":"https://doi.org/10.1109/mwscas.2017.8053216","title":"Offset compensation in a track and hold circuit","display_name":"Offset compensation in a track and hold circuit","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2760128242","doi":"https://doi.org/10.1109/mwscas.2017.8053216","mag":"2760128242"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2017.8053216","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8053216","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032973784","display_name":"Shirin Pourashraf","orcid":"https://orcid.org/0000-0002-1852-6989"},"institutions":[{"id":"https://openalex.org/I10052268","display_name":"New Mexico State University","ror":"https://ror.org/00hpz7z43","country_code":"US","type":"education","lineage":["https://openalex.org/I10052268"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shirin Pourashraf","raw_affiliation_strings":["NMSU, Klipsch School of Electrical and Computer Engineering, Las Cruces, USA"],"affiliations":[{"raw_affiliation_string":"NMSU, Klipsch School of Electrical and Computer Engineering, Las Cruces, USA","institution_ids":["https://openalex.org/I10052268"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045738320","display_name":"J. Ram\u00edrez\u2010Angulo","orcid":"https://orcid.org/0000-0001-5977-616X"},"institutions":[{"id":"https://openalex.org/I10052268","display_name":"New Mexico State University","ror":"https://ror.org/00hpz7z43","country_code":"US","type":"education","lineage":["https://openalex.org/I10052268"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaime Ramirez-Angulo","raw_affiliation_strings":["NMSU, Klipsch School of Electrical and Computer Engineering, Las Cruces, USA"],"affiliations":[{"raw_affiliation_string":"NMSU, Klipsch School of Electrical and Computer Engineering, Las Cruces, USA","institution_ids":["https://openalex.org/I10052268"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073511098","display_name":"Alfonso R. Cabrera-Galicia","orcid":"https://orcid.org/0009-0003-5088-6487"},"institutions":[{"id":"https://openalex.org/I39824353","display_name":"National Institute of Astrophysics, Optics and Electronics","ror":"https://ror.org/00bpmmc63","country_code":"MX","type":"facility","lineage":["https://openalex.org/I39824353"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Alfonso R. Cabrera-Galicia","raw_affiliation_strings":["Electronics Department, National Institute for Astrophysics Optics and Electronics, Puebla, Mexico"],"affiliations":[{"raw_affiliation_string":"Electronics Department, National Institute for Astrophysics Optics and Electronics, Puebla, Mexico","institution_ids":["https://openalex.org/I39824353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084248588","display_name":"Antonio J. L\u00f3pez\u2010Mart\u00edn","orcid":"https://orcid.org/0000-0001-7629-0305"},"institutions":[{"id":"https://openalex.org/I175051016","display_name":"Universidad Publica de Navarra","ror":"https://ror.org/02z0cah89","country_code":"ES","type":"education","lineage":["https://openalex.org/I175051016"]},{"id":"https://openalex.org/I88155538","display_name":"Universidad de Navarra","ror":"https://ror.org/02rxc7m23","country_code":"ES","type":"education","lineage":["https://openalex.org/I88155538"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio J. Lopez-Martin","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Public University of Navarra, Pamnlona, Snain"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Public University of Navarra, Pamnlona, Snain","institution_ids":["https://openalex.org/I175051016","https://openalex.org/I88155538"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089442866","display_name":"R.G. Carvajal","orcid":"https://orcid.org/0000-0003-3891-8987"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ramon Gonzalez-Carvajal","raw_affiliation_strings":["Departamento de Ingenier\u00eda Electr\u00f3nica, Universidad de Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda Electr\u00f3nica, Universidad de Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5032973784"],"corresponding_institution_ids":["https://openalex.org/I10052268"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14430289,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"45","issue":null,"first_page":"1489","last_page":"1492"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.8609614372253418},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6111431121826172},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.5354601740837097},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5298345685005188},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5234148502349854},{"id":"https://openalex.org/keywords/dc-bias","display_name":"DC bias","score":0.5009260177612305},{"id":"https://openalex.org/keywords/track","display_name":"Track (disk drive)","score":0.4747743308544159},{"id":"https://openalex.org/keywords/input-offset-voltage","display_name":"Input offset voltage","score":0.4591073989868164},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.437540203332901},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42984628677368164},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40502259135246277},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.34944668412208557},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2702149748802185},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.11623167991638184},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.09823709726333618}],"concepts":[{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.8609614372253418},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6111431121826172},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.5354601740837097},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5298345685005188},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5234148502349854},{"id":"https://openalex.org/C88682704","wikidata":"https://www.wikidata.org/wiki/Q2907415","display_name":"DC bias","level":3,"score":0.5009260177612305},{"id":"https://openalex.org/C89992363","wikidata":"https://www.wikidata.org/wiki/Q5961558","display_name":"Track (disk drive)","level":2,"score":0.4747743308544159},{"id":"https://openalex.org/C63651839","wikidata":"https://www.wikidata.org/wiki/Q478566","display_name":"Input offset voltage","level":5,"score":0.4591073989868164},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.437540203332901},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42984628677368164},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40502259135246277},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.34944668412208557},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2702149748802185},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.11623167991638184},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.09823709726333618},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2017.8053216","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8053216","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1505760695","https://openalex.org/W1594101521","https://openalex.org/W2105331580","https://openalex.org/W2106049701","https://openalex.org/W2125666370","https://openalex.org/W2127142182","https://openalex.org/W2130839217","https://openalex.org/W2137348752","https://openalex.org/W2145115148","https://openalex.org/W2473818668","https://openalex.org/W2577762902","https://openalex.org/W2607342090","https://openalex.org/W2610728744","https://openalex.org/W2620435191","https://openalex.org/W2731468410","https://openalex.org/W6720445593","https://openalex.org/W6736363719"],"related_works":["https://openalex.org/W2889361259","https://openalex.org/W2115447424","https://openalex.org/W2886612787","https://openalex.org/W2913250844","https://openalex.org/W2951387119","https://openalex.org/W2093726221","https://openalex.org/W2472717445","https://openalex.org/W3214591077","https://openalex.org/W2065257009","https://openalex.org/W2580309824"],"abstract_inverted_index":{"Using":[0],"a":[1,7,60],"new":[2],"DC":[3],"offset":[4,23,54],"compensation":[5,55],"method,":[6],"fully":[8],"differential":[9],"track":[10,36],"and":[11,49],"hold":[12,26],"circuit":[13],"is":[14,29,43],"presented.":[15],"It":[16],"stores":[17],"an":[18],"amplified":[19],"version":[20],"of":[21,59],"the":[22,25,35,69],"during":[24,34],"phase,":[27],"which":[28],"used":[30],"in":[31,63],"attenuated":[32],"fashion":[33],"phase":[37],"to":[38,46],"compensate":[39],"offset.":[40],"This":[41],"scheme":[42],"less":[44],"sensitive":[45],"charge":[47],"injection":[48],"other":[50],"errors":[51],"than":[52],"conventional":[53],"schemes.":[56],"Experimental":[57],"results":[58],"test":[61],"chip":[62],"180":[64],"nm":[65],"CMOS":[66],"technology":[67],"verify":[68],"proposed":[70],"scheme.":[71]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}