{"id":"https://openalex.org/W2759778047","doi":"https://doi.org/10.1109/mwscas.2017.8053153","title":"A high performance multi-port SRAM for low voltage shared memory systems in 32 nm CMOS","display_name":"A high performance multi-port SRAM for low voltage shared memory systems in 32 nm CMOS","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2759778047","doi":"https://doi.org/10.1109/mwscas.2017.8053153","mag":"2759778047"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2017.8053153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8053153","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013842248","display_name":"Samira Ataei","orcid":null},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samira Ataei","raw_affiliation_strings":["Electrical and Computer Engineering Department, Oklahoma State University, Stillwater, OK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Oklahoma State University, Stillwater, OK","institution_ids":["https://openalex.org/I115475287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055088398","display_name":"Matthew F. Gaalswyk","orcid":null},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Matthew Gaalswyk","raw_affiliation_strings":["Electrical and Computer Engineering Department, Oklahoma State University, Stillwater, OK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Oklahoma State University, Stillwater, OK","institution_ids":["https://openalex.org/I115475287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033770307","display_name":"James E. Stine","orcid":"https://orcid.org/0000-0001-8767-390X"},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James E. Stine","raw_affiliation_strings":["Electrical and Computer Engineering Department, Oklahoma State University, Stillwater, OK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Oklahoma State University, Stillwater, OK","institution_ids":["https://openalex.org/I115475287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I115475287"],"apc_list":null,"apc_paid":null,"fwci":0.1462,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.52374831,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1236","last_page":"1239"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9172963500022888},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7033789753913879},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.7024654150009155},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.6029497981071472},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5878368020057678},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5259849429130554},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4858352839946747},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.48418906331062317},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.4635891616344452},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.4235227704048157},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.41353774070739746},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36289864778518677},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30324819684028625},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2853729724884033},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2577461004257202},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.21782231330871582},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2019536793231964},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.08912497758865356}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9172963500022888},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7033789753913879},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.7024654150009155},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.6029497981071472},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5878368020057678},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5259849429130554},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4858352839946747},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.48418906331062317},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.4635891616344452},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.4235227704048157},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.41353774070739746},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36289864778518677},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30324819684028625},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2853729724884033},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2577461004257202},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.21782231330871582},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2019536793231964},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.08912497758865356}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2017.8053153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8053153","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1969660388","https://openalex.org/W2084927653","https://openalex.org/W2118329107","https://openalex.org/W2142352907","https://openalex.org/W2537959404","https://openalex.org/W6681514578"],"related_works":["https://openalex.org/W2120398954","https://openalex.org/W2773448237","https://openalex.org/W2188598220","https://openalex.org/W2162271340","https://openalex.org/W2894040387","https://openalex.org/W2136045454","https://openalex.org/W2118528827","https://openalex.org/W2539500217","https://openalex.org/W2074944429","https://openalex.org/W1521345290"],"abstract_inverted_index":{"A":[0],"4":[1,70,108],"kb":[2,71],"fully":[3],"differential":[4],"8-port":[5,22,51,72],"SRAM":[6,23,52,73],"bitcell":[7,53],"array":[8,74],"(6":[9],"read":[10,33,40,85],"ports":[11,41],"and":[12,30,57,66,79,83,86,106],"2":[13],"write":[14,65,87],"ports)":[15],"is":[16,75],"presented":[17],"in":[18,90],"this":[19],"paper.":[20],"This":[21],"provides":[24],"simultaneous":[25],"access,":[26],"high":[27],"system":[28],"throughput":[29],"a":[31,101,111],"great":[32],"static":[34,60],"noise":[35,61],"margin":[36,62],"by":[37],"isolating":[38],"the":[39],"from":[42],"storage":[43],"nodes.":[44],"At":[45],"0.4":[46,102],"V":[47,103,113],"supply":[48,104,114],"voltage,":[49],"designed":[50],"shows":[54],"123,":[55],"137":[56],"123":[58],"mV":[59],"during":[63],"read,":[64],"standby":[67],"modes,":[68],"respectively.":[69],"evaluated":[76],"for":[77],"leakage":[78],"dynamic":[80],"power":[81],"consumption,":[82],"also":[84],"access":[88],"time":[89],"32":[91],"nm":[92],"SOI":[93],"CMOS":[94],"technology.":[95],"It":[96],"operates":[97],"at":[98],"250MHz":[99],"with":[100,110],"voltage":[105],"above":[107],"GHz":[109],"0.9":[112],"voltage.":[115]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}