{"id":"https://openalex.org/W2757793413","doi":"https://doi.org/10.1109/mwscas.2017.8053143","title":"Approximate quasi-delay-insensitive asynchronous adders: Design and analysis","display_name":"Approximate quasi-delay-insensitive asynchronous adders: Design and analysis","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2757793413","doi":"https://doi.org/10.1109/mwscas.2017.8053143","mag":"2757793413"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2017.8053143","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8053143","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008761321","display_name":"Padmanabhan Balasubramanian","orcid":"https://orcid.org/0000-0001-9412-4773"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"P. Balasubramanian","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036110351","display_name":"Cuong Dang","orcid":"https://orcid.org/0000-0001-6183-4082"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"C. Dang","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059218594","display_name":"Douglas L. Maskell","orcid":"https://orcid.org/0000-0002-6588-4762"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"D. L. Maskell","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5008761321"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.43,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.65592795,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"10","issue":null,"first_page":"1196","last_page":"1199"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7996604442596436},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6620222926139832},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6130370497703552},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4667853116989136},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4346693754196167},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42614132165908813},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.41153043508529663},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3454185128211975},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3119533061981201},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25094616413116455},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19115716218948364},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16862282156944275},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1481551229953766},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13070252537727356},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09411069750785828},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.06746158003807068}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7996604442596436},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6620222926139832},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6130370497703552},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4667853116989136},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4346693754196167},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42614132165908813},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.41153043508529663},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3454185128211975},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3119533061981201},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25094616413116455},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19115716218948364},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16862282156944275},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1481551229953766},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13070252537727356},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09411069750785828},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.06746158003807068}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2017.8053143","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8053143","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W51000313","https://openalex.org/W204599048","https://openalex.org/W1812041132","https://openalex.org/W1903598717","https://openalex.org/W1926711212","https://openalex.org/W1999082644","https://openalex.org/W2000294746","https://openalex.org/W2005865544","https://openalex.org/W2017819499","https://openalex.org/W2020217519","https://openalex.org/W2035378788","https://openalex.org/W2045294186","https://openalex.org/W2076536455","https://openalex.org/W2118683741","https://openalex.org/W2121069160","https://openalex.org/W2129394555","https://openalex.org/W2134829921","https://openalex.org/W2135089667","https://openalex.org/W2155458498","https://openalex.org/W2487142227","https://openalex.org/W2525940371","https://openalex.org/W3102709200","https://openalex.org/W3147234326","https://openalex.org/W4234974086","https://openalex.org/W6602063647","https://openalex.org/W6608306146","https://openalex.org/W6639505040"],"related_works":["https://openalex.org/W2545536103","https://openalex.org/W2050748470","https://openalex.org/W2991418621","https://openalex.org/W2193893095","https://openalex.org/W1994482877","https://openalex.org/W1583299128","https://openalex.org/W2903423305","https://openalex.org/W2158414308","https://openalex.org/W3037001712","https://openalex.org/W3147509985"],"abstract_inverted_index":{"Approximate":[0],"computing":[1,78,84],"is":[2,79],"gaining":[3],"increasing":[4],"interest":[5],"among":[6],"the":[7,43,86,95],"VLSI":[8],"design":[9,96],"community":[10],"due":[11],"to":[12,91],"its":[13],"potential":[14],"for":[15,30,42],"enabling":[16],"low":[17],"power,":[18],"high":[19],"speed,":[20],"and":[21,72],"less":[22],"area":[23],"while":[24],"delivering":[25],"acceptably":[26],"correct":[27],"computation":[28],"results":[29,71],"many":[31],"digital":[32],"signal":[33],"processing":[34],"applications.":[35],"In":[36],"this":[37,39],"context,":[38],"paper":[40],"considers":[41],"first":[44],"time":[45],"asynchronous":[46,60,77,83],"quasi-delay-insensitive":[47],"(QDI)":[48],"realizations":[49],"of":[50],"approximate":[51,76],"adders":[52,62],"which":[53],"are":[54],"compared":[55],"with":[56],"some":[57],"existing":[58],"accurate":[59,82],"QDI":[61],"based":[63],"on":[64],"a":[65],"32/28nm":[66],"CMOS":[67],"technology.":[68],"The":[69],"simulation":[70],"analysis":[73],"show":[74],"that":[75],"preferable":[80],"over":[81],"when":[85],"accuracy":[87],"may":[88],"be":[89],"traded-off":[90],"achieve":[92],"optimizations":[93],"in":[94],"metrics.":[97]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}