{"id":"https://openalex.org/W2757945079","doi":"https://doi.org/10.1109/mwscas.2017.8053099","title":"Incremental ADC with parallel counting","display_name":"Incremental ADC with parallel counting","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2757945079","doi":"https://doi.org/10.1109/mwscas.2017.8053099","mag":"2757945079"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2017.8053099","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8053099","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101688425","display_name":"Tao He","orcid":"https://orcid.org/0000-0002-9351-7329"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tao He","raw_affiliation_strings":["School of EECS, Oregon State University, Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"School of EECS, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101635821","display_name":"Chia\u2010Hung Chen","orcid":"https://orcid.org/0000-0001-7753-1721"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chia-Hung Chen","raw_affiliation_strings":["School of EECS, Oregon State University, Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"School of EECS, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100691749","display_name":"Yi Zhang","orcid":"https://orcid.org/0000-0002-1102-4433"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yi Zhang","raw_affiliation_strings":["School of EECS, Oregon State University, Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"School of EECS, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045933551","display_name":"G\u00e1bor C. Temes","orcid":"https://orcid.org/0000-0002-0617-4875"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gabor C. Temes","raw_affiliation_strings":["School of EECS, Oregon State University, Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"School of EECS, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101688425"],"corresponding_institution_ids":["https://openalex.org/I131249849"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.13091189,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1017","last_page":"1020"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7761827707290649},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7278757095336914},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.6862106919288635},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.45689675211906433},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.431090384721756},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4098012447357178},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12857097387313843},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11745709180831909},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09854242205619812},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07626709342002869}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7761827707290649},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7278757095336914},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.6862106919288635},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.45689675211906433},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.431090384721756},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4098012447357178},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12857097387313843},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11745709180831909},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09854242205619812},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07626709342002869}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2017.8053099","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8053099","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1582910515","https://openalex.org/W1963605964","https://openalex.org/W2033230242","https://openalex.org/W2071665220","https://openalex.org/W2107683251","https://openalex.org/W2159191222","https://openalex.org/W2249180324","https://openalex.org/W2326583065"],"related_works":["https://openalex.org/W2034349229","https://openalex.org/W3004219868","https://openalex.org/W4366783034","https://openalex.org/W1972415042","https://openalex.org/W4313221225","https://openalex.org/W2150642609","https://openalex.org/W2005410346","https://openalex.org/W2023494387","https://openalex.org/W4306816370","https://openalex.org/W1970073092"],"abstract_inverted_index":{"An":[0],"incremental":[1],"ADC":[2],"(lADC)":[3],"using":[4],"parallel":[5,47,64],"counting":[6,23,48,65],"is":[7,49],"proposed":[8,31],"to":[9],"achieve":[10],"both":[11],"high":[12],"accuracy":[13],"and":[14,21],"power":[15],"efficiency.":[16],"By":[17],"operating":[18],"the":[19,22,30,46,56,63],"IADC":[20,72],"logic":[24],"alternatively":[25],"within":[26,37],"two":[27],"clock":[28],"phases,":[29],"scheme":[32],"finishes":[33],"a":[34,50],"full":[35],"conversion":[36,39],"fewer":[38],"cycles.":[40],"The":[41],"only":[42],"additional":[43],"circuitry":[44],"for":[45],"single":[51],"comparator,":[52],"much":[53],"less":[54],"than":[55],"add-ons":[57],"in":[58],"other":[59],"multi-step":[60],"topologies.":[61,73],"Also,":[62],"technique":[66],"can":[67],"be":[68],"implemented":[69],"with":[70],"different":[71]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}