{"id":"https://openalex.org/W2760618667","doi":"https://doi.org/10.1109/mwscas.2017.8053074","title":"Sub-ps resolution programmable delays implemented in a Xilinx FPGA","display_name":"Sub-ps resolution programmable delays implemented in a Xilinx FPGA","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2760618667","doi":"https://doi.org/10.1109/mwscas.2017.8053074","mag":"2760618667"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2017.8053074","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8053074","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031388613","display_name":"Safa Berrima","orcid":"https://orcid.org/0000-0003-1895-9079"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Safa Berrima","raw_affiliation_strings":["Department of Electrical Engineering, Polytechnique Montr\u00e9al, Montr\u00e9al, QC, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Polytechnique Montr\u00e9al, Montr\u00e9al, QC, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071840145","display_name":"Yves Blaqui\u00e8re","orcid":"https://orcid.org/0000-0001-6204-7427"},"institutions":[{"id":"https://openalex.org/I9736820","display_name":"\u00c9cole de Technologie Sup\u00e9rieure","ror":"https://ror.org/0020snb74","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I9736820"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yves Blaquiere","raw_affiliation_strings":["Department of Electrical Engineering, Ecole de Technologie Sup\u00e9rieure, Montr\u00e9al, QC, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ecole de Technologie Sup\u00e9rieure, Montr\u00e9al, QC, Canada","institution_ids":["https://openalex.org/I9736820"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038488044","display_name":"Yvon Savaria","orcid":"https://orcid.org/0000-0002-3404-9959"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yvon Savaria","raw_affiliation_strings":["Department of Electrical Engineering, Polytechnique Montr\u00e9al, Montr\u00e9al, QC, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Polytechnique Montr\u00e9al, Montr\u00e9al, QC, Canada","institution_ids":["https://openalex.org/I45683168"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5031388613"],"corresponding_institution_ids":["https://openalex.org/I45683168"],"apc_list":null,"apc_paid":null,"fwci":0.4381,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.66325163,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"918","last_page":"921"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.901816725730896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7501246929168701},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5606250166893005},{"id":"https://openalex.org/keywords/net","display_name":"Net (polyhedron)","score":0.4565240740776062},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44487518072128296},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4425099194049835},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.41738882660865784},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.4132794141769409},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4034401476383209},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3232937455177307},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1305641531944275},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10550510883331299}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.901816725730896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7501246929168701},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5606250166893005},{"id":"https://openalex.org/C14166107","wikidata":"https://www.wikidata.org/wiki/Q253829","display_name":"Net (polyhedron)","level":2,"score":0.4565240740776062},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44487518072128296},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4425099194049835},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.41738882660865784},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.4132794141769409},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4034401476383209},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3232937455177307},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1305641531944275},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10550510883331299},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/mwscas.2017.8053074","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8053074","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:espace2.etsmtl.ca:15971","is_oa":false,"landing_page_url":"http://espace2.etsmtl.ca/id/eprint/15971/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402392","display_name":"Espace \u00c9TS (ETS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1341030882","host_organization_name":"Educational Testing Service","host_organization_lineage":["https://openalex.org/I1341030882"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Compte rendu de conf\u00e9rence"},{"id":"pmh:oai:publications.polymtl.ca:38607","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/38607/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W771056191","https://openalex.org/W1717406790","https://openalex.org/W2096132155","https://openalex.org/W2138404659","https://openalex.org/W2157340458","https://openalex.org/W2414663953","https://openalex.org/W2576187265","https://openalex.org/W2759153010","https://openalex.org/W2949389056"],"related_works":["https://openalex.org/W4319430423","https://openalex.org/W4390224957","https://openalex.org/W4323831234","https://openalex.org/W2544043553","https://openalex.org/W2121309702","https://openalex.org/W1982685694","https://openalex.org/W49599899","https://openalex.org/W4311839959","https://openalex.org/W3217774925","https://openalex.org/W2040087757"],"abstract_inverted_index":{"In":[0],"this":[1,93,108],"paper,":[2],"a":[3,9,45,56,95,103,114,134,137,140,143,157],"novel":[4],"way":[5],"to":[6,28,36,40,60,102,128,133,147],"finely":[7],"tune":[8],"net":[10,30,135,158],"delay":[11,34,131],"on":[12,31,113],"Xilinx":[13,116],"Field":[14],"Programmable":[15],"Gate":[16],"arrays":[17],"(FPGAs)":[18],"is":[19,35,53,105,126],"proposed.":[20],"It":[21],"consists":[22],"of":[23,44,150],"adding":[24],"floating":[25],"interconnects":[26],"(nodes)":[27],"the":[29,33,49,78,84,88,119,148],"which":[32],"be":[37],"tuned,":[38],"connected":[39],"any":[41],"input":[42],"pin":[43],"switch":[46],"matrix":[47],"along":[48],"net.":[50],"Adding":[51],"nodes":[52,152],"made":[54],"with":[55,136,159],"TCL":[57],"script":[58],"applied":[59],"an":[61],"already":[62],"placed":[63],"and":[64,81,142],"routed":[65],"design.":[66],"However,":[67],"such":[68],"nodes,":[69],"also":[70],"called":[71],"antennas,":[72],"typically":[73],"cause":[74],"fatal":[75],"errors":[76],"during":[77],"design":[79],"flow":[80],"normally":[82],"prevent":[83],"tools":[85],"from":[86],"generating":[87],"bit":[89],"stream.":[90],"To":[91],"overcome":[92],"issue,":[94],"breadth-first":[96],"search":[97],"algorithm":[98],"connecting":[99],"each":[100],"node":[101],"load":[104],"proposed":[106],"in":[107],"work.":[109],"Experimental":[110],"results":[111],"conducted":[112],"ZYNQxc7z010-3clg400":[115],"FPGA":[117],"using":[118],"Vivado":[120],"Design":[121],"suite":[122],"showed":[123],"that":[124],"it":[125],"possible":[127],"add":[129],"small":[130],"steps":[132],"resolution":[138],"under":[139],"pico-second":[141],"covered":[144],"range":[145],"proportional":[146],"number":[149],"added":[151,161],"reaching":[153],"48.6":[154],"ps":[155],"for":[156],"15":[160],"nodes.":[162]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}