{"id":"https://openalex.org/W2758548700","doi":"https://doi.org/10.1109/mwscas.2017.8053016","title":"2<sup>nd</sup>-Order VCO-based CT \u0394\u03a3 ADC architecture","display_name":"2<sup>nd</sup>-Order VCO-based CT \u0394\u03a3 ADC architecture","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2758548700","doi":"https://doi.org/10.1109/mwscas.2017.8053016","mag":"2758548700"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2017.8053016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8053016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058605534","display_name":"Vaishak Prathap","orcid":"https://orcid.org/0000-0002-4042-9798"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vaishak Prathap","raw_affiliation_strings":["Electrical Engineering Department, The State University of New York at Buffalo, Buffalo, NY"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, The State University of New York at Buffalo, Buffalo, NY","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057502115","display_name":"Sanjeev Tannirkulam Chandrasekaran","orcid":"https://orcid.org/0000-0002-2162-7676"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanjeev Tannirkulam Chandrasekaran","raw_affiliation_strings":["Electrical Engineering Department, The State University of New York at Buffalo, Buffalo, NY"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, The State University of New York at Buffalo, Buffalo, NY","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005496543","display_name":"Arindam Sanyal","orcid":"https://orcid.org/0000-0003-4045-6291"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arindam Sanyal","raw_affiliation_strings":["Electrical Engineering Department, The State University of New York at Buffalo, Buffalo, NY"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, The State University of New York at Buffalo, Buffalo, NY","institution_ids":["https://openalex.org/I63190737"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5058605534"],"corresponding_institution_ids":["https://openalex.org/I63190737"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.13185391,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"46","issue":null,"first_page":"687","last_page":"690"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.9233618974685669},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.6050686240196228},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5390448570251465},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5230591893196106},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5215180516242981},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.5104181170463562},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.4894157946109772},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.4595566987991333},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4462948739528656},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.4286873936653137},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24863696098327637},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2238614857196808},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.22329965233802795},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.21123740077018738}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.9233618974685669},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.6050686240196228},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5390448570251465},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5230591893196106},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5215180516242981},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.5104181170463562},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.4894157946109772},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.4595566987991333},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4462948739528656},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.4286873936653137},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24863696098327637},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2238614857196808},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.22329965233802795},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.21123740077018738},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2017.8053016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8053016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1511579013","https://openalex.org/W1925001955","https://openalex.org/W1974112860","https://openalex.org/W1995733996","https://openalex.org/W2010716559","https://openalex.org/W2065391682","https://openalex.org/W2110412919","https://openalex.org/W2125927845","https://openalex.org/W2153118630","https://openalex.org/W2153293882","https://openalex.org/W2203307091","https://openalex.org/W2402911619","https://openalex.org/W4285719527","https://openalex.org/W6682940424"],"related_works":["https://openalex.org/W2769291063","https://openalex.org/W2759986866","https://openalex.org/W2551040039","https://openalex.org/W2260965739","https://openalex.org/W4394393350","https://openalex.org/W2316679782","https://openalex.org/W2072062814","https://openalex.org/W3145876177","https://openalex.org/W582916503","https://openalex.org/W1981166077"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3],"novel":[4],"architecture":[5],"for":[6],"purely":[7],"voltage":[8],"controlled":[9],"oscillator":[10],"(VCO)":[11],"based":[12],"continuous-time":[13],"(CT)":[14],"second-order":[15],"\u0394\u03a3":[16],"analog-to-digital":[17],"converter":[18,51],"(ADC)":[19],"without":[20],"using":[21],"bulky,":[22],"passive":[23],"components.":[24],"The":[25],"proposed":[26,61],"technique":[27],"does":[28],"not":[29],"require":[30],"any":[31],"VCO":[32],"nonlinearity":[33],"calibration":[34],"and":[35,42,44],"is":[36],"robust":[37],"against":[38],"excess":[39],"loop":[40],"delay":[41],"static":[43],"dynamic":[45],"errors":[46],"in":[47],"the":[48,60],"multi-element":[49],"digital-to-analog":[50],"(DAC).":[52],"Behavioral":[53],"simulations":[54],"have":[55],"been":[56],"performed":[57],"to":[58],"validate":[59],"architecture.":[62]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}