{"id":"https://openalex.org/W2756489207","doi":"https://doi.org/10.1109/mwscas.2017.8053013","title":"A high resolution Time-to-Digital Converter (TDC) based on self-calibrated Digital-to-Time Converter (DTC)","display_name":"A high resolution Time-to-Digital Converter (TDC) based on self-calibrated Digital-to-Time Converter (DTC)","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2756489207","doi":"https://doi.org/10.1109/mwscas.2017.8053013","mag":"2756489207"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2017.8053013","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8053013","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059494889","display_name":"Tingbing Ouyang","orcid":null},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Tingbing Ouyang","raw_affiliation_strings":["The Key Lab of Integrated Microsystems, Shenzhen Graduate School, Shenzhen, P.R.China"],"affiliations":[{"raw_affiliation_string":"The Key Lab of Integrated Microsystems, Shenzhen Graduate School, Shenzhen, P.R.China","institution_ids":["https://openalex.org/I180726961"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103151249","display_name":"Bo Wang","orcid":"https://orcid.org/0009-0004-0989-2225"},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bo Wang","raw_affiliation_strings":["The Key Lab of Integrated Microsystems, Shenzhen Graduate School, Shenzhen, P.R.China"],"affiliations":[{"raw_affiliation_string":"The Key Lab of Integrated Microsystems, Shenzhen Graduate School, Shenzhen, P.R.China","institution_ids":["https://openalex.org/I180726961"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018356370","display_name":"Lizhao Gao","orcid":"https://orcid.org/0000-0003-2486-7402"},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lizhao Gao","raw_affiliation_strings":["The Key Lab of Integrated Microsystems, Shenzhen Graduate School, Shenzhen, P.R.China"],"affiliations":[{"raw_affiliation_string":"The Key Lab of Integrated Microsystems, Shenzhen Graduate School, Shenzhen, P.R.China","institution_ids":["https://openalex.org/I180726961"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038240135","display_name":"Jiangtao Gu","orcid":null},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiangtao Gu","raw_affiliation_strings":["The Key Lab of Integrated Microsystems, Shenzhen Graduate School, Shenzhen, P.R.China"],"affiliations":[{"raw_affiliation_string":"The Key Lab of Integrated Microsystems, Shenzhen Graduate School, Shenzhen, P.R.China","institution_ids":["https://openalex.org/I180726961"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100460147","display_name":"Chao Zhang","orcid":"https://orcid.org/0000-0002-1469-9911"},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chao Zhang","raw_affiliation_strings":["The Key Lab of Integrated Microsystems, Shenzhen Graduate School, Shenzhen, P.R.China"],"affiliations":[{"raw_affiliation_string":"The Key Lab of Integrated Microsystems, Shenzhen Graduate School, Shenzhen, P.R.China","institution_ids":["https://openalex.org/I180726961"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5059494889"],"corresponding_institution_ids":["https://openalex.org/I180726961"],"apc_list":null,"apc_paid":null,"fwci":0.1433,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.51198028,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"675","last_page":"678"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9890999794006348,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.7566640973091125},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.6616474986076355},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.6573599576950073},{"id":"https://openalex.org/keywords/least-significant-bit","display_name":"Least significant bit","score":0.5616971254348755},{"id":"https://openalex.org/keywords/differential-nonlinearity","display_name":"Differential nonlinearity","score":0.5530508160591125},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5195937156677246},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.5190485119819641},{"id":"https://openalex.org/keywords/resolution","display_name":"Resolution (logic)","score":0.5179026126861572},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48650282621383667},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4338078796863556},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3935864567756653},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.28004342317581177},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22546890377998352},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18985268473625183},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.18505731225013733},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10890185832977295}],"concepts":[{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.7566640973091125},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.6616474986076355},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.6573599576950073},{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.5616971254348755},{"id":"https://openalex.org/C71217194","wikidata":"https://www.wikidata.org/wiki/Q575958","display_name":"Differential nonlinearity","level":3,"score":0.5530508160591125},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5195937156677246},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.5190485119819641},{"id":"https://openalex.org/C138268822","wikidata":"https://www.wikidata.org/wiki/Q1051925","display_name":"Resolution (logic)","level":2,"score":0.5179026126861572},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48650282621383667},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4338078796863556},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3935864567756653},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.28004342317581177},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22546890377998352},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18985268473625183},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.18505731225013733},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10890185832977295},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2017.8053013","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8053013","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1544882865","https://openalex.org/W1993597884","https://openalex.org/W1994184480","https://openalex.org/W1997287970","https://openalex.org/W2027706388","https://openalex.org/W2028941857","https://openalex.org/W2120912680","https://openalex.org/W2126344173","https://openalex.org/W2468148494"],"related_works":["https://openalex.org/W2536327642","https://openalex.org/W2141767635","https://openalex.org/W2804896529","https://openalex.org/W1907199348","https://openalex.org/W2546069210","https://openalex.org/W2237891095","https://openalex.org/W2131872006","https://openalex.org/W3193786683","https://openalex.org/W2166268103","https://openalex.org/W1975959688"],"abstract_inverted_index":{"Based":[0],"on":[1],"the":[2,48,64,75,78,87,97,104,109,115,120,124,130],"parallel":[3],"DTCs":[4,42],"as":[5,86],"delay":[6,36,106,117],"cells,":[7],"a":[8,56,67,83,138,145],"4-bit":[9],"TDC":[10,59,91,100],"with":[11,137],"adjustable":[12,112],"0.7ps~1.4ps":[13],"resolution":[14,30,98,110,121],"and":[15,142],"11ps~22ps":[16],"dynamic":[17],"range":[18],"is":[19,32,60,70,101,128,133],"proposed":[20],"in":[21,154],"this":[22,25],"paper.":[23],"In":[24],"design,":[26],"an":[27],"extremely":[28],"high":[29],"DTC":[31],"presented,":[33],"achieving":[34],"15.6fs":[35],"per":[37],"LSB.":[38],"By":[39],"utilizing":[40],"16":[41],"which":[43,72],"are":[44],"adjusted":[45],"to":[46,92,103],"have":[47],"same":[49],"time":[50],"interval":[51],"among":[52],"two":[53],"neighboring":[54],"DTCs,":[55],"highly":[57],"linear":[58],"realized.":[61],"To":[62],"avoid":[63],"manual":[65],"tuning,":[66],"self-calibration":[68],"method":[69,81],"proposed,":[71],"allows":[73],"for":[74],"calibration":[76],"after":[77],"tape-out.":[79],"The":[80],"utilizes":[82],"ruler":[84],"DTC(RDTC)":[85],"input":[88],"signal":[89],"of":[90,99,148],"calibrate":[93],"it.":[94],"After":[95],"self-calibration,":[96],"equal":[102],"RDTC's":[105,116],"step,":[107],"so":[108],"becomes":[111],"by":[113],"altering":[114],"step.":[118],"Setting":[119],"at":[122,135],"1ps,":[123],"integral":[125],"nonlinearity":[126],"(INL)":[127],"0.07LSB,":[129],"power":[131],"consumption":[132],"1.37mW":[134],"50MHz":[136],"1.2V":[139],"operating":[140],"voltage":[141],"it":[143],"occupies":[144],"core":[146],"area":[147],"0.018":[149],"mm":[150],"<sup":[151],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[152],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[153],"0.13um":[155],"CMOS":[156],"process.":[157]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}