{"id":"https://openalex.org/W2758158941","doi":"https://doi.org/10.1109/mwscas.2017.8052975","title":"Transistor placement strategies for non-series-parallel cells","display_name":"Transistor placement strategies for non-series-parallel cells","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2758158941","doi":"https://doi.org/10.1109/mwscas.2017.8052975","mag":"2758158941"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2017.8052975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8052975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070246186","display_name":"Maicon S. Cardoso","orcid":"https://orcid.org/0000-0002-8967-7864"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Maicon S. Cardoso","raw_affiliation_strings":["Federal University of Pelotas"],"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041919625","display_name":"Gustavo H. Smaniotto","orcid":"https://orcid.org/0000-0002-0862-3910"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Gustavo H. Smaniotto","raw_affiliation_strings":["Federal University of Pelotas"],"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029029974","display_name":"Joao Junior da Silva Machado","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Joao J. da S. Machado","raw_affiliation_strings":["Federal University of Pelotas"],"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101963901","display_name":"Matheus T. Moreira","orcid":"https://orcid.org/0000-0001-5030-9215"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Matheus T. Moreira","raw_affiliation_strings":["Pontifical Catholic University of Rio Grande do Sul"],"affiliations":[{"raw_affiliation_string":"Pontifical Catholic University of Rio Grande do Sul","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014303947","display_name":"Leomar S. da Rosa","orcid":"https://orcid.org/0000-0002-7150-5685"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leomar S. da Rosa","raw_affiliation_strings":["Universidade Federal de Pelotas, Pelotas, RS, BR"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Pelotas, Pelotas, RS, BR","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068796829","display_name":"Felipe Marques","orcid":"https://orcid.org/0000-0003-1318-9992"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe de S. Marques","raw_affiliation_strings":["Universidade Federal de Pelotas, Pelotas, RS, BR"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Pelotas, Pelotas, RS, BR","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5070246186"],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":0.2867,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.59805127,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"523","last_page":"526"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6754906177520752},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6704921722412109},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6386187076568604},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6120733022689819},{"id":"https://openalex.org/keywords/series","display_name":"Series (stratigraphy)","score":0.5219085216522217},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5132577419281006},{"id":"https://openalex.org/keywords/series-and-parallel-circuits","display_name":"Series and parallel circuits","score":0.4980769157409668},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49319881200790405},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.48957452178001404},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4254772663116455},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3953140377998352},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3715502619743347},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21917963027954102},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2121046483516693},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17034688591957092}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6754906177520752},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6704921722412109},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6386187076568604},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6120733022689819},{"id":"https://openalex.org/C143724316","wikidata":"https://www.wikidata.org/wiki/Q312468","display_name":"Series (stratigraphy)","level":2,"score":0.5219085216522217},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5132577419281006},{"id":"https://openalex.org/C95023266","wikidata":"https://www.wikidata.org/wiki/Q55738334","display_name":"Series and parallel circuits","level":3,"score":0.4980769157409668},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49319881200790405},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.48957452178001404},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4254772663116455},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3953140377998352},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3715502619743347},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21917963027954102},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2121046483516693},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17034688591957092},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2017.8052975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8052975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1987067207","https://openalex.org/W2015987974","https://openalex.org/W2018989845","https://openalex.org/W2031298013","https://openalex.org/W2040537281","https://openalex.org/W2050045330","https://openalex.org/W2063553865","https://openalex.org/W2071496445","https://openalex.org/W2146115382","https://openalex.org/W2153981889","https://openalex.org/W2183797205","https://openalex.org/W2339316448","https://openalex.org/W4230970194","https://openalex.org/W4248765946"],"related_works":["https://openalex.org/W2347585086","https://openalex.org/W1527953837","https://openalex.org/W2042100038","https://openalex.org/W2086397253","https://openalex.org/W1966596465","https://openalex.org/W2037746703","https://openalex.org/W2526565644","https://openalex.org/W2156630798","https://openalex.org/W2129502787","https://openalex.org/W4378374359"],"abstract_inverted_index":{"Regarding":[0],"optimized":[1],"logic":[2],"network":[3],"generation,":[4],"recent":[5],"papers":[6],"have":[7],"demonstrated":[8],"that":[9],"non-series-parallel":[10,170],"topologies":[11],"can":[12,150],"deliver":[13],"arrangements":[14],"with":[15,72,169],"fewer":[16],"transistors":[17],"when":[18],"compared":[19],"to":[20,28,69,90,98,156,167],"the":[21,43,59,77,87,92,123,135],"widely":[22],"used":[23,152],"series-parallel":[24],"approach.":[25],"However,":[26],"due":[27],"its":[29],"topology":[30],"particularities,":[31],"this":[32,48],"paradigm":[33],"represents":[34],"a":[35,63,81,112,154],"challenge":[36],"for":[37],"physical":[38],"cell":[39,124],"design,":[40],"especially":[41],"concerning":[42,143],"transistor":[44],"placement":[45,57,101,159],"procedure.":[46],"In":[47,96],"scenario,":[49],"we":[50,108],"present":[51],"an":[52,157],"analysis":[53],"of":[54],"two":[55],"divergent":[56],"strategies:":[58],"first":[60],"based":[61,79],"on":[62,80],"continuous":[64,82,116,136],"active":[65,137],"area":[66,138],"approach,":[67],"aiming":[68],"produce":[70],"cells":[71],"minimized":[73],"diffusion":[74],"gaps,":[75],"and":[76,105,131,145],"second":[78],"polysilicon":[83,117],"gates":[84,94,118],"paradigm,":[85],"where":[86],"target":[88],"is":[89],"maximize":[91],"vertical":[93],"alignment.":[95],"order":[97],"evaluate":[99],"both":[100],"policies":[102],"regarding":[103],"geometrical":[104],"electrical":[106],"aspects,":[107],"performed":[109],"experiments":[110],"in":[111,122,162],"well-known":[113],"benchmark.":[114],"The":[115],"strategy":[119,139],"presented":[120],"optimizations":[121],"area,":[125],"wirelength,":[126],"input":[127],"capacitance,":[128],"leakage,":[129],"internal":[130],"switching":[132],"power,":[133],"while":[134],"showed":[140],"better":[141],"results":[142,149],"propagation":[144],"transition":[146],"delay.":[147],"These":[148],"be":[151],"as":[153],"guide":[155],"adaptive":[158],"methodology":[160],"implemented":[161],"automatic":[163],"layout":[164],"design":[165],"tools":[166],"deal":[168],"arrangements.":[171]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}