{"id":"https://openalex.org/W2760693421","doi":"https://doi.org/10.1109/mwscas.2017.8052973","title":"Obstacle-aware symmetrical clock tree construction","display_name":"Obstacle-aware symmetrical clock tree construction","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2760693421","doi":"https://doi.org/10.1109/mwscas.2017.8052973","mag":"2760693421"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2017.8052973","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8052973","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102006845","display_name":"Meng Liu","orcid":"https://orcid.org/0000-0002-6803-0789"},"institutions":[{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Meng Liu","raw_affiliation_strings":["Chinese Academy of Sciences, University of Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Chinese Academy of Sciences, University of Chinese Academy of Sciences","institution_ids":["https://openalex.org/I4210165038"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100347622","display_name":"Zhiwei Zhang","orcid":"https://orcid.org/0000-0003-4617-1772"},"institutions":[{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiwei Zhang","raw_affiliation_strings":["Chinese Academy of Sciences, University of Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Chinese Academy of Sciences, University of Chinese Academy of Sciences","institution_ids":["https://openalex.org/I4210165038"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016924828","display_name":"Wenqin Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenqin Sun","raw_affiliation_strings":["Chinese Academy of Sciences, University of Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Chinese Academy of Sciences, University of Chinese Academy of Sciences","institution_ids":["https://openalex.org/I4210165038"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5115695428","display_name":"Donglin Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Donglin Wang","raw_affiliation_strings":["Chinese Academy of Sciences, University of Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Chinese Academy of Sciences, University of Chinese Academy of Sciences","institution_ids":["https://openalex.org/I4210165038"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102006845"],"corresponding_institution_ids":["https://openalex.org/I4210165038"],"apc_list":null,"apc_paid":null,"fwci":0.43,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.65684933,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"2","issue":null,"first_page":"515","last_page":"518"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7528045773506165},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.678330659866333},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6596182584762573},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.6516923904418945},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6273409128189087},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5728345513343811},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5467383861541748},{"id":"https://openalex.org/keywords/obstacle","display_name":"Obstacle","score":0.4859699010848999},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4722539782524109},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.45575231313705444},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4510188102722168},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.45083746314048767},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4484829008579254},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.430569589138031},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.42906278371810913},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4143944978713989},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38356465101242065},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3462321162223816},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.19735801219940186},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1410371959209442},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12245741486549377},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07900792360305786}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7528045773506165},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.678330659866333},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6596182584762573},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.6516923904418945},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6273409128189087},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5728345513343811},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5467383861541748},{"id":"https://openalex.org/C2776650193","wikidata":"https://www.wikidata.org/wiki/Q264661","display_name":"Obstacle","level":2,"score":0.4859699010848999},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4722539782524109},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.45575231313705444},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4510188102722168},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.45083746314048767},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4484829008579254},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.430569589138031},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.42906278371810913},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4143944978713989},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38356465101242065},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3462321162223816},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.19735801219940186},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1410371959209442},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12245741486549377},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07900792360305786},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2017.8052973","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8052973","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1944814515","https://openalex.org/W1974610062","https://openalex.org/W2000606381","https://openalex.org/W2014295176","https://openalex.org/W2116036874","https://openalex.org/W2117616504","https://openalex.org/W2148609278","https://openalex.org/W2321708063","https://openalex.org/W4237096326","https://openalex.org/W4243164749"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2617666058","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2144282137","https://openalex.org/W3006003651","https://openalex.org/W2165139624","https://openalex.org/W4249038728"],"abstract_inverted_index":{"High":[0],"performance":[1,23],"chip":[2,22],"design":[3,15],"is":[4],"always":[5,33],"a":[6,17,49],"hot":[7],"topic":[8],"in":[9,20],"integrated":[10],"circuit":[11],"(IC)":[12],"field.":[13],"Clock":[14],"plays":[16],"critical":[18],"role":[19],"improving":[21],"and":[24,64,71],"affecting":[25],"power":[26],"consumption.":[27],"The":[28],"regular":[29],"clock":[30,51,104],"layout":[31],"has":[32],"been":[34],"the":[35,40,75],"ideal":[36],"way":[37],"to":[38],"improve":[39],"timing":[41],"of":[42],"results.":[43],"In":[44],"this":[45],"paper,":[46],"we":[47],"propose":[48],"symmetrical":[50,103],"tree":[52,59],"synthesis":[53],"algorithm":[54,76],"for":[55,82],"top-level":[56],"design,":[57],"including":[58],"architecture":[60],"planning,":[61],"matching,":[62],"merging":[63],"embedding.":[65],"We":[66],"also":[67],"integrate":[68],"buffer":[69],"insertion":[70],"obstacle":[72],"processing":[73],"into":[74],"flow.":[77],"By":[78],"using":[79,93],"NGSPICE":[80],"simulation":[81],"benchmark":[83],"circuits,":[84],"our":[85],"skew":[86],"results":[87],"decrease":[88],"by":[89],"average":[90,96],"17.2%":[91],"while":[92],"less":[94],"than":[95],"24.5%":[97],"capacitance":[98],"resource":[99],"compared":[100],"with":[101],"other":[102],"trees.":[105]},"counts_by_year":[{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}