{"id":"https://openalex.org/W2757939064","doi":"https://doi.org/10.1109/mwscas.2017.8052947","title":"Interleaved logic-in-memory architecture for energy-efficient fine-grained data processing","display_name":"Interleaved logic-in-memory architecture for energy-efficient fine-grained data processing","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2757939064","doi":"https://doi.org/10.1109/mwscas.2017.8052947","mag":"2757939064"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2017.8052947","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8052947","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037185687","display_name":"Kai Yang","orcid":"https://orcid.org/0000-0002-6371-7741"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kai Yang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, Florida"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, Florida","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049193989","display_name":"Robert Karam","orcid":"https://orcid.org/0000-0002-2713-029X"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Karam","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, Florida"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, Florida","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039442844","display_name":"Swarup Bhunia","orcid":"https://orcid.org/0000-0001-6082-6961"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Swarup Bhunia","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, Florida"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, Florida","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5037185687"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":0.9013,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.74901774,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"409","last_page":"412"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8000427484512329},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5922046899795532},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5226283073425293},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4270699918270111},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.42609888315200806},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.41329053044319153},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36761122941970825},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2963451147079468},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.22855260968208313}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8000427484512329},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5922046899795532},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5226283073425293},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4270699918270111},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.42609888315200806},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.41329053044319153},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36761122941970825},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2963451147079468},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.22855260968208313},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2017.8052947","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8052947","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1660941758","https://openalex.org/W2013435193","https://openalex.org/W2015558226","https://openalex.org/W2084316737","https://openalex.org/W2090413838","https://openalex.org/W2105853930","https://openalex.org/W2123202637","https://openalex.org/W2147570207","https://openalex.org/W2153331583","https://openalex.org/W2369950074","https://openalex.org/W3146874818","https://openalex.org/W4245874061","https://openalex.org/W6672930468"],"related_works":["https://openalex.org/W2038503502","https://openalex.org/W2154560316","https://openalex.org/W1591576069","https://openalex.org/W2001585562","https://openalex.org/W2105031241","https://openalex.org/W2143690511","https://openalex.org/W2077105843","https://openalex.org/W2112804590","https://openalex.org/W4247828132","https://openalex.org/W2140286994"],"abstract_inverted_index":{"For":[0],"a":[1,29,61,72,116],"growing":[2],"pool":[3],"of":[4,42,74,84],"data-intensive":[5],"applications,":[6],"data":[7],"transfer,":[8],"rather":[9],"than":[10],"processing":[11],"speed,":[12],"has":[13],"emerged":[14],"as":[15,36],"the":[16,80,85],"major":[17],"bottleneck":[18],"to":[19,35,78,90,115],"performance":[20],"and":[21,70,82,101],"energy":[22,105],"scalability.":[23],"In":[24],"this":[25],"paper,":[26],"we":[27],"propose":[28],"novel":[30],"interleaved":[31],"logic-in-memory":[32],"architecture,":[33],"referred":[34],"MISK,":[37],"which":[38],"leverages":[39],"fine-grained":[40],"integration":[41],"logic":[43],"functions":[44],"within":[45],"dense,":[46],"2-D":[47],"static":[48],"random-access":[49],"memory":[50],"(SRAM)":[51],"arrays":[52],"for":[53],"in-situ":[54],"information":[55],"processing.":[56],"We":[57],"have":[58],"custom":[59],"designed":[60],"complete":[62],"MISK":[63],"fabric":[64],"using":[65],"Cadence":[66],"physical":[67],"design":[68],"toolsets,":[69],"simulated":[71],"set":[73],"nine":[75],"application":[76],"kernels":[77],"evaluate":[79],"effectiveness":[81],"scalability":[83],"approach.":[86],"Results":[87],"are":[88],"compared":[89,114],"an":[91,96],"unmodified":[92],"OpenRISC":[93],"CPU,":[94],"demonstrating":[95],"average":[97],"1.9\u00d7":[98],"latency":[99],"reduction":[100],"1.6x":[102],"increase":[103],"in":[104],"efficiency,":[106],"while":[107],"contributing":[108],"only":[109],"9%":[110],"additional":[111],"area":[112],"overhead":[113],"MISK-free":[117],"CPU.":[118]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}