{"id":"https://openalex.org/W2759831690","doi":"https://doi.org/10.1109/mwscas.2017.8052934","title":"A low noise, inductor-less, integer-N RF synthesizer using phase-locked loop with reference injection (PLL-RI)","display_name":"A low noise, inductor-less, integer-N RF synthesizer using phase-locked loop with reference injection (PLL-RI)","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2759831690","doi":"https://doi.org/10.1109/mwscas.2017.8052934","mag":"2759831690"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2017.8052934","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8052934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025486496","display_name":"Feiran Lei","orcid":"https://orcid.org/0000-0003-4158-1457"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Feiran Lei","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101147883","display_name":"Marvin H. White","orcid":null},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marvin H. White","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH","institution_ids":["https://openalex.org/I52357470"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5025486496"],"corresponding_institution_ids":["https://openalex.org/I52357470"],"apc_list":null,"apc_paid":null,"fwci":0.2867,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59882524,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"357","last_page":"360"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.9194532632827759},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.812654972076416},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7265982627868652},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.6655782461166382},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.641948401927948},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.5812910199165344},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5517989993095398},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49108099937438965},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.4639686346054077},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.44311487674713135},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.4237060248851776},{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.41390693187713623},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40267011523246765},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3048270344734192},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09944427013397217}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.9194532632827759},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.812654972076416},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7265982627868652},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.6655782461166382},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.641948401927948},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.5812910199165344},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5517989993095398},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49108099937438965},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.4639686346054077},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.44311487674713135},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.4237060248851776},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.41390693187713623},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40267011523246765},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3048270344734192},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09944427013397217},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2017.8052934","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8052934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2024358155","https://openalex.org/W2026601787","https://openalex.org/W2075004943","https://openalex.org/W2106687953","https://openalex.org/W2108633745","https://openalex.org/W2120891118","https://openalex.org/W2291346139","https://openalex.org/W2566880546","https://openalex.org/W2590833603","https://openalex.org/W3215260922"],"related_works":["https://openalex.org/W4384502435","https://openalex.org/W2774664569","https://openalex.org/W2359366503","https://openalex.org/W1486070987","https://openalex.org/W2074798336","https://openalex.org/W2043438372","https://openalex.org/W2402088482","https://openalex.org/W1600405202","https://openalex.org/W4200332348","https://openalex.org/W1557347312"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,17,30,37,42,63,68,82,88],"Reference":[4],"Injected":[5],"Phase-Locked":[6],"Loop":[7],"(PLL-RI)":[8],"with":[9,36,81],"delay-line":[10],"ring-type":[11],"oscillator":[12],"is":[13,27,79],"employed":[14],"to":[15,67,77],"implement":[16],"low-noise,":[18],"fast":[19],"locking":[20],"integer-N":[21],"frequency":[22],"synthesizer.":[23,70],"This":[24],"inductor-less":[25],"PLL-RI":[26,64],"fabricated":[28],"in":[29,41],"1.2V,":[31],"130nm":[32],"RF":[33],"CMOS":[34],"process":[35],"0.5-1.7GHz":[38],"tracking":[39],"range":[40],"0.02":[43],"mm":[44],"<sup":[45],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[46],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[47],"core":[48],"area.":[49],"Simulation":[50],"and":[51,58],"measurement":[52],"results":[53],"show":[54],"phase":[55,73],"noise":[56],"reduction":[57],"improved":[59],"settling":[60],"behavior":[61],"of":[62,85],"synthesizer":[65],"compared":[66],"conventional":[69],"Integrated":[71],"RMS":[72],"jitter":[74],"from":[75],"10KHz":[76],"30MHz":[78],"0.84ps":[80],"power":[83],"consumption":[84],"2.6mW":[86],"at":[87],"1GHz":[89],"frequency.":[90]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}