{"id":"https://openalex.org/W2756580024","doi":"https://doi.org/10.1109/mwscas.2017.8052932","title":"A medium-grained reconfigurable architecture targeting high-level synthesis implementation","display_name":"A medium-grained reconfigurable architecture targeting high-level synthesis implementation","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2756580024","doi":"https://doi.org/10.1109/mwscas.2017.8052932","mag":"2756580024"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2017.8052932","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8052932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010311511","display_name":"Jason Gorski","orcid":null},"institutions":[{"id":"https://openalex.org/I177721651","display_name":"Oakland University","ror":"https://ror.org/01ythxj32","country_code":"US","type":"education","lineage":["https://openalex.org/I177721651"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jason Gorski","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, Oakland University, Rochester, MI"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, Oakland University, Rochester, MI","institution_ids":["https://openalex.org/I177721651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068579855","display_name":"Darrin M. Hanna","orcid":"https://orcid.org/0000-0001-5580-8451"},"institutions":[{"id":"https://openalex.org/I177721651","display_name":"Oakland University","ror":"https://ror.org/01ythxj32","country_code":"US","type":"education","lineage":["https://openalex.org/I177721651"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Darrin Hanna","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, Oakland University, Rochester, MI"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, Oakland University, Rochester, MI","institution_ids":["https://openalex.org/I177721651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010311511"],"corresponding_institution_ids":["https://openalex.org/I177721651"],"apc_list":null,"apc_paid":null,"fwci":0.2253,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.50708418,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"497","issue":null,"first_page":"349","last_page":"352"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8470419645309448},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7825610637664795},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.771905779838562},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6771202683448792},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6755368113517761},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.613074779510498},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5538830757141113},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.526564359664917},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5172196626663208},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.44129323959350586},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4412262439727783},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3762396574020386},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3101213574409485},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10164716839790344}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8470419645309448},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7825610637664795},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.771905779838562},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6771202683448792},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6755368113517761},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.613074779510498},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5538830757141113},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.526564359664917},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5172196626663208},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.44129323959350586},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4412262439727783},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3762396574020386},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3101213574409485},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10164716839790344},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2017.8052932","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8052932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1970032753","https://openalex.org/W1974233803","https://openalex.org/W2095258817","https://openalex.org/W2104449965","https://openalex.org/W2105011467","https://openalex.org/W2129997601","https://openalex.org/W2154941994","https://openalex.org/W2410327594","https://openalex.org/W4206262605"],"related_works":["https://openalex.org/W2999668243","https://openalex.org/W3146360095","https://openalex.org/W2461217932","https://openalex.org/W2612099726","https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W3206653210","https://openalex.org/W2134941280","https://openalex.org/W2184011203"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1],"is":[2,37],"increasingly":[3],"being":[4],"used":[5],"to":[6,72,89],"automatically":[7],"translate":[8],"existing":[9],"software":[10],"algorithms":[11],"into":[12],"hardware":[13],"quickly":[14],"and":[15],"efficiently.":[16],"Typically,":[17],"the":[18,31],"circuits":[19,55],"created":[20],"by":[21,60],"HLS":[22,74],"are":[23],"implemented":[24],"on":[25],"Field-Programmable":[26],"Gate":[27],"Arrays":[28],"(FPGAs).":[29],"While":[30],"fine-grained":[32],"architecture":[33,70,79],"of":[34],"an":[35,63],"FPGA":[36,92],"well":[38],"suited":[39],"for":[40,52],"general":[41],"circuit":[42],"implementation,":[43],"it":[44],"can":[45],"result":[46],"in":[47,84],"excessive":[48],"routing":[49],"resource":[50],"utilization":[51],"larger":[53],"dataflow":[54],"such":[56],"as":[57],"those":[58],"generated":[59,75],"HLS.":[61],"As":[62],"alternative,":[64],"we":[65],"present":[66],"a":[67,81,90],"medium-grained":[68],"reconfigurable":[69],"tailored":[71],"implementing":[73],"circuits.":[76],"The":[77],"proposed":[78],"achieves":[80],"5.4\u00d7":[82],"reduction":[83],"critical":[85],"path":[86],"delay":[87],"compared":[88],"standard":[91],"during":[93],"initial":[94],"testing.":[95]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}