{"id":"https://openalex.org/W2758296542","doi":"https://doi.org/10.1109/mwscas.2017.8052875","title":"SoC-FPGA implementation of the sparse fast fourier transform algorithm","display_name":"SoC-FPGA implementation of the sparse fast fourier transform algorithm","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2758296542","doi":"https://doi.org/10.1109/mwscas.2017.8052875","mag":"2758296542"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2017.8052875","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8052875","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040896436","display_name":"Alexander L\u00f3pez-Parrado","orcid":"https://orcid.org/0000-0002-0274-6901"},"institutions":[{"id":"https://openalex.org/I135437138","display_name":"University of Quind\u00edo","ror":"https://ror.org/01358s213","country_code":"CO","type":"education","lineage":["https://openalex.org/I135437138"]}],"countries":["CO"],"is_corresponding":true,"raw_author_name":"Alexander Lopez-Parrado","raw_affiliation_strings":["Electronics Engineering Program, Universidad del Quind\u00edo, Armenia, Colombia"],"affiliations":[{"raw_affiliation_string":"Electronics Engineering Program, Universidad del Quind\u00edo, Armenia, Colombia","institution_ids":["https://openalex.org/I135437138"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036988036","display_name":"Jaime Velasco-Medina","orcid":"https://orcid.org/0000-0003-4091-1055"},"institutions":[{"id":"https://openalex.org/I91732220","display_name":"Universidad del Valle","ror":"https://ror.org/00jb9vg53","country_code":"CO","type":"education","lineage":["https://openalex.org/I91732220"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"Jaime Velasco-Medina","raw_affiliation_strings":["Electrical and Electronics Engineering School, Universidad del Valle, Cali, Colombia"],"affiliations":[{"raw_affiliation_string":"Electrical and Electronics Engineering School, Universidad del Valle, Cali, Colombia","institution_ids":["https://openalex.org/I91732220"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5040896436"],"corresponding_institution_ids":["https://openalex.org/I135437138"],"apc_list":null,"apc_paid":null,"fwci":0.2401,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.5472239,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"120","last_page":"123"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10500","display_name":"Sparse and Compressive Sensing Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10500","display_name":"Sparse and Compressive Sensing Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7478402853012085},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6833231449127197},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5713642239570618},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5535540580749512},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5497690439224243},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5336324572563171},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4963544011116028},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.47584033012390137},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.454540491104126},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3648637533187866},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08556678891181946}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7478402853012085},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6833231449127197},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5713642239570618},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5535540580749512},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5497690439224243},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5336324572563171},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4963544011116028},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.47584033012390137},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.454540491104126},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3648637533187866},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08556678891181946}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2017.8052875","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2017.8052875","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1494749725","https://openalex.org/W1501755821","https://openalex.org/W1518191762","https://openalex.org/W1737872542","https://openalex.org/W2030201370","https://openalex.org/W2046420845","https://openalex.org/W2047932983","https://openalex.org/W2107625832","https://openalex.org/W2201114316","https://openalex.org/W2395231588","https://openalex.org/W3216264622","https://openalex.org/W4242004838"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W4297665406","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W2518118925","https://openalex.org/W3159273459"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"the":[3,7,44,54,61,100,105,109,113,121,127,136,147,156,166],"SoC-FPGA":[4,110],"implementation":[5,18],"of":[6,83,108],"modified":[8,55,115,158],"Nearly":[9],"Optimal":[10],"Sparse":[11],"Fast":[12],"Fourier":[13],"Transform":[14],"(sFFT)":[15],"algorithm.":[16,57,117],"The":[17,77],"was":[19,69],"carried":[20],"out":[21,34],"by":[22,59,71,126],"using":[23,72],"hardware/software":[24],"co-design":[25],"based":[26],"on":[27],"software":[28,62,122,168],"profiling":[29,63],"that":[30,35,48,140],"helped":[31],"to":[32,111],"find":[33],"pseudo-random":[36],"Spectral":[37],"Permutation,":[38],"Windowing,":[39],"and":[40,74,92,95,149],"Sub-Sampling":[41],"(SPWS)":[42],"are":[43],"signal":[45],"processing":[46,51],"operations":[47],"require":[49],"most":[50],"time":[52],"in":[53],"sFFT":[56,116,159],"Then,":[58],"considering":[60],"results,":[64],"a":[65],"SPWS":[66,78,101],"hardware":[67,79],"accelerator":[68,80],"designed":[70],"structural":[73],"generic":[75],"VHDL.":[76],"is":[81,102,124,144,153,163],"composed":[82],"one":[84,93],"Random":[85],"Sampling":[86,96],"Direct":[87],"Memory":[88],"Access":[89],"Controller":[90],"(RS-DMAC)":[91],"Windowing":[94],"(WS)":[97],"circuit.":[98],"Later,":[99],"integrated":[103],"into":[104],"FPGA":[106],"fabric":[107],"accelerate":[112],"whole":[114,157],"In":[118],"this":[119],"case,":[120],"sub-system":[123],"managed":[125],"Real":[128],"Time":[129],"Operating":[130],"System":[131],"(RTOS)":[132],"QNX":[133],"Neutrino.":[134],"Finally,":[135],"verification":[137],"results":[138],"showed":[139],"4.6":[141],"times":[142,151],"acceleration":[143,152],"achieved":[145,154],"for":[146,155],"SPWS,":[148],"3.1":[150],"algorithm":[160],"when":[161],"it":[162],"compared":[164],"with":[165],"fully":[167],"implementation.":[169]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}