{"id":"https://openalex.org/W2592737620","doi":"https://doi.org/10.1109/mwscas.2016.7870157","title":"A quantitative performance analysis of FinFET based multiplier circuits","display_name":"A quantitative performance analysis of FinFET based multiplier circuits","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2592737620","doi":"https://doi.org/10.1109/mwscas.2016.7870157","mag":"2592737620"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2016.7870157","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870157","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053166452","display_name":"Santosh Koppa","orcid":null},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Santosh Koppa","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at San Antonio, San Antonio, TX"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at San Antonio, San Antonio, TX","institution_ids":["https://openalex.org/I45438204"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064973183","display_name":"Paromita Syam","orcid":null},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paromita Syam","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at San Antonio, San Antonio, TX"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at San Antonio, San Antonio, TX","institution_ids":["https://openalex.org/I45438204"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049437309","display_name":"Sruthi Nanduru","orcid":null},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sruthi Nanduru","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at San Antonio, San Antonio, TX"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at San Antonio, San Antonio, TX","institution_ids":["https://openalex.org/I45438204"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010151984","display_name":"Eugene John","orcid":"https://orcid.org/0000-0001-9494-4894"},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eugene John","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at San Antonio, San Antonio, TX"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at San Antonio, San Antonio, TX","institution_ids":["https://openalex.org/I45438204"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5053166452"],"corresponding_institution_ids":["https://openalex.org/I45438204"],"apc_list":null,"apc_paid":null,"fwci":0.1864,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.62013544,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.8447540998458862},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.5532238483428955},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5361101031303406},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45737743377685547},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4534875750541687},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4502314329147339},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.4461110532283783},{"id":"https://openalex.org/keywords/ripple","display_name":"Ripple","score":0.44343826174736023},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43885141611099243},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.427756667137146},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4159943163394928},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.36166876554489136},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.33723318576812744},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24869275093078613},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18170151114463806},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1395130157470703},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0794009268283844}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.8447540998458862},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.5532238483428955},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5361101031303406},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45737743377685547},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4534875750541687},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4502314329147339},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.4461110532283783},{"id":"https://openalex.org/C2779599953","wikidata":"https://www.wikidata.org/wiki/Q1776117","display_name":"Ripple","level":3,"score":0.44343826174736023},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43885141611099243},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.427756667137146},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4159943163394928},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.36166876554489136},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.33723318576812744},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24869275093078613},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18170151114463806},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1395130157470703},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0794009268283844},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2016.7870157","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870157","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332161","display_name":"National Institutes of Health","ror":"https://ror.org/01cwqze88"},{"id":"https://openalex.org/F4320337354","display_name":"National Institute of General Medical Sciences","ror":"https://ror.org/04q48ey07"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1555478269","https://openalex.org/W1964740472","https://openalex.org/W1964827507","https://openalex.org/W1983067779","https://openalex.org/W1988401387","https://openalex.org/W2008688650","https://openalex.org/W2023553433","https://openalex.org/W2026555177","https://openalex.org/W2045775916","https://openalex.org/W2080259168","https://openalex.org/W2088988104","https://openalex.org/W2093855145","https://openalex.org/W2110134128","https://openalex.org/W2128355458","https://openalex.org/W2132607847","https://openalex.org/W2152216680","https://openalex.org/W2160840734","https://openalex.org/W2161242714","https://openalex.org/W2236988532","https://openalex.org/W2323666163","https://openalex.org/W6633327577","https://openalex.org/W6683891485"],"related_works":["https://openalex.org/W2527731084","https://openalex.org/W2619307913","https://openalex.org/W4200113551","https://openalex.org/W2376573441","https://openalex.org/W2187717486","https://openalex.org/W3161678484","https://openalex.org/W4225985484","https://openalex.org/W1863387014","https://openalex.org/W4385009842","https://openalex.org/W3037574826"],"abstract_inverted_index":{"In":[0],"this":[1,129],"paper,":[2],"we":[3],"investigate":[4],"and":[5,25,49,61,67,141],"compare":[6],"the":[7,30,81,85,91,99,102,104,107,112,118,139],"performance":[8,88],"of":[9,18,114,128,143],"four":[10],"different":[11],"FinFET":[12,64,146],"based":[13,147],"multiplier":[14,34,48,70,83,97,109,120],"topologies":[15,35],"in":[16,57],"terms":[17],"their":[19],"leakage":[20],"power,":[21,23],"dynamic":[22],"delay":[24,27,124],"power":[26,87,123],"product":[28],"at":[29,149],"transistor":[31,150],"level.":[32,151],"The":[33,52,77,94,126],"analyzed":[36],"are":[37],"Ripple":[38],"Carry":[39,42],"Array":[40,44],"multiplier,":[41,45],"Save":[43],"Wallace":[46,95],"Tree":[47],"Baugh-Wooley":[50,82,119],"multiplier.":[51],"circuit":[53],"simulations":[54],"were":[55,72],"performed":[56],"HSPICE":[58],"using":[59],"20nm,":[60],"14nm":[62],"low-power":[63],"models.":[65],"16\u00d716":[66,108],"32\u00d732":[68],"bit":[69],"architectures":[71],"implemented":[73],"for":[74,106,138],"each":[75],"topology.":[76],"results":[78,127],"show":[79],"that":[80],"has":[84],"best":[86],"among":[89,101],"all":[90,103],"multipliers":[92,105],"investigated.":[93],"tree":[96],"is":[98,131],"fastest":[100],"architecture.":[110],"As":[111],"number":[113],"input":[115],"bits":[116],"increased,":[117],"exhibited":[121],"better":[122],"product.":[125],"research":[130],"expected":[132],"to":[133],"provide":[134],"a":[135],"starting":[136],"point":[137],"design":[140],"analysis":[142],"more":[144],"complex":[145],"circuits":[148]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}