{"id":"https://openalex.org/W2592310947","doi":"https://doi.org/10.1109/mwscas.2016.7870148","title":"Speed up an x86 SAME simulator using synthesizable SystemC timing models","display_name":"Speed up an x86 SAME simulator using synthesizable SystemC timing models","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2592310947","doi":"https://doi.org/10.1109/mwscas.2016.7870148","mag":"2592310947"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2016.7870148","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870148","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078828403","display_name":"Jianfeng An","orcid":"https://orcid.org/0000-0001-6559-1196"},"institutions":[{"id":"https://openalex.org/I17145004","display_name":"Northwestern Polytechnical University","ror":"https://ror.org/01y0j0j86","country_code":"CN","type":"education","lineage":["https://openalex.org/I17145004"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianfeng An","raw_affiliation_strings":["School of Computer Science and Technology, Northwestern Polytechnical University, Xi'an 710072, Shaanxi Province, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Northwestern Polytechnical University, Xi'an 710072, Shaanxi Province, China","institution_ids":["https://openalex.org/I17145004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007042802","display_name":"Yi Wang","orcid":"https://orcid.org/0000-0003-2957-4203"},"institutions":[{"id":"https://openalex.org/I3005327000","display_name":"Institute for Infocomm Research","ror":"https://ror.org/053rfa017","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I3005327000","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yi Wang","raw_affiliation_strings":["Institute for Infocomm research (IR), A∗STAR, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Infocomm research (IR), A∗STAR, Singapore","institution_ids":["https://openalex.org/I3005327000"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19235669,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"39","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9194526076316833},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8274873495101929},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.7216777205467224},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6808062791824341},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.6747300624847412},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6664827466011047},{"id":"https://openalex.org/keywords/computer-architecture-simulator","display_name":"Computer architecture simulator","score":0.5822758078575134},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.49848270416259766},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4748563766479492},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4472266435623169},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.4312424063682556},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4178237318992615},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3537577986717224},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.274846613407135},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21345019340515137}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9194526076316833},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8274873495101929},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.7216777205467224},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6808062791824341},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.6747300624847412},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6664827466011047},{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.5822758078575134},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.49848270416259766},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4748563766479492},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4472266435623169},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.4312424063682556},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4178237318992615},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3537577986717224},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.274846613407135},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21345019340515137}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mwscas.2016.7870148","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870148","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},{"id":"mag:2750241962","is_oa":false,"landing_page_url":"http://jglobal.jst.go.jp/en/public/20090422/201702247245121615","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2015691124","https://openalex.org/W2026320578","https://openalex.org/W2027984714","https://openalex.org/W2059703973","https://openalex.org/W2090678868","https://openalex.org/W2103742924","https://openalex.org/W2113167168","https://openalex.org/W2134470641","https://openalex.org/W2137385009","https://openalex.org/W2147657366","https://openalex.org/W2160805366","https://openalex.org/W4248492382","https://openalex.org/W4251534053","https://openalex.org/W4256709717"],"related_works":["https://openalex.org/W2164287667","https://openalex.org/W1188123746","https://openalex.org/W2470589840","https://openalex.org/W4294734199","https://openalex.org/W2845028610","https://openalex.org/W1531488649","https://openalex.org/W2391299576","https://openalex.org/W2351370210","https://openalex.org/W1869243490","https://openalex.org/W2133693067"],"abstract_inverted_index":{"There":[0],"are":[1,13,34],"many":[2],"simulators":[3,48],"to":[4,23,42,96,158],"evaluate":[5],"the":[6,38,60,65,101,113,118,135,160],"performance":[7],"of":[8,46,163],"computer":[9],"architecture,":[10],"however":[11],"they":[12],"commonly":[14],"based":[15],"on":[16,28,49,105,117],"Software":[17],"Architecture":[18],"Model":[19],"Execution":[20],"(SAME).":[21],"Due":[22],"hardly":[24],"implement":[25],"parallel":[26],"execution":[27],"multicore":[29],"platforms,":[30],"their":[31],"simulation":[32,44,161],"speeds":[33],"slow.":[35],"To":[36],"solve":[37],"problem,":[39],"we":[40,57,76,92],"propose":[41],"improve":[43,159],"speed":[45,162],"SAME":[47,68,145,164],"FPGA":[50,106],"using":[51],"SystemC":[52,72,79],"synthesizable":[53],"timing":[54,62,73,80,84,102],"models.":[55],"First,":[56],"need":[58],"substitute":[59],"C++":[61],"model":[63,81,85,103,115],"in":[64],"original":[66,143],"x86":[67,144],"simulator":[69,137],"by":[70,87],"our":[71,78,149],"model.":[74],"Second,":[75],"convert":[77],"into":[82],"Verilog":[83],"aided":[86],"Xilinx":[88,108],"Vivado":[89],"tool.":[90],"Finally,":[91],"develop":[93],"necessary":[94],"components":[95],"support":[97],"PCIe":[98,123,128],"communication":[99],"between":[100],"running":[104,116],"(a":[107],"VC707":[109],"evaluation":[110],"board)":[111],"and":[112,126],"functional":[114],"host":[119],"machine,":[120],"including":[121],"a":[122,127,153],"DMA":[124],"controller":[125],"driver.":[129],"Our":[130],"experiment":[131],"results":[132],"show":[133],"that":[134],"proposed":[136],"is":[138],"47\u223c91":[139],"times":[140],"faster":[141],"than":[142],"simulator.":[146],"In":[147],"general,":[148],"work":[150],"could":[151],"provide":[152],"feasible":[154],"solution":[155],"for":[156],"designers":[157],"simulators.":[165]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}