{"id":"https://openalex.org/W2591671750","doi":"https://doi.org/10.1109/mwscas.2016.7870144","title":"Efficient mixed-signal synapse multipliers for multi-layer feed-forward neural networks","display_name":"Efficient mixed-signal synapse multipliers for multi-layer feed-forward neural networks","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2591671750","doi":"https://doi.org/10.1109/mwscas.2016.7870144","mag":"2591671750"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2016.7870144","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870144","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088694497","display_name":"Bahar Youssefi","orcid":"https://orcid.org/0000-0002-6034-8602"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Bahar Youssefi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor Windsor, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor Windsor, Ontario, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042170452","display_name":"Mitra Mirhassani","orcid":"https://orcid.org/0000-0001-8512-6427"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mitra Mirhassani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor Windsor, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor Windsor, Ontario, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100731724","display_name":"Q. M. Jonathan Wu","orcid":"https://orcid.org/0000-0002-5208-7975"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jonathan Wu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor Windsor, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor Windsor, Ontario, Canada","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088694497"],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":0.5513,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.72919887,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":"47","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6983808875083923},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6657155752182007},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6003386974334717},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.5839760303497314},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5015795230865479},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.48275870084762573},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.45681795477867126},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43500009179115295},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.41548770666122437},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4148328900337219},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.34106171131134033},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.33389782905578613},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3283264636993408},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.23211374878883362},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18208611011505127},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15766629576683044},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14261406660079956},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11226120591163635}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6983808875083923},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6657155752182007},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6003386974334717},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.5839760303497314},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5015795230865479},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.48275870084762573},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.45681795477867126},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43500009179115295},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.41548770666122437},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4148328900337219},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.34106171131134033},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.33389782905578613},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3283264636993408},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.23211374878883362},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18208611011505127},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15766629576683044},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14261406660079956},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11226120591163635},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2016.7870144","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870144","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.699999988079071}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W21556541","https://openalex.org/W1968766850","https://openalex.org/W2000956074","https://openalex.org/W2023745373","https://openalex.org/W2054507989","https://openalex.org/W2073300205","https://openalex.org/W2109174029","https://openalex.org/W2112643632","https://openalex.org/W2112808321","https://openalex.org/W2128140661","https://openalex.org/W2130521719","https://openalex.org/W2143128278","https://openalex.org/W2154766171","https://openalex.org/W2159222923","https://openalex.org/W6642247233","https://openalex.org/W6668808597","https://openalex.org/W6680838182"],"related_works":["https://openalex.org/W2031235560","https://openalex.org/W2161335888","https://openalex.org/W2114773158","https://openalex.org/W2548106609","https://openalex.org/W1852277090","https://openalex.org/W1957521530","https://openalex.org/W2266281062","https://openalex.org/W67308010","https://openalex.org/W4318953393","https://openalex.org/W2894090341"],"abstract_inverted_index":{"An":[0],"area":[1,154],"and":[2,78,112],"power-efficient":[3],"modular":[4],"mixed-signal":[5],"synapse":[6],"architecture":[7],"is":[8,38,53,134,147,155],"proposed":[9,20,89],"for":[10,74,106],"VLSI":[11],"implementation":[12],"of":[13,82,87,102,163],"the":[14,32,50,63,72,80,88,94,99,113,118,143,158],"multi-layer":[15,129],"feed-forward":[16],"neural":[17,130],"network.":[18],"The":[19,35,132,140,153],"circuitry":[21],"multiplies":[22],"synaptic":[23],"weights":[24],"that":[25],"are":[26],"stored":[27],"in":[28,47,91,126,136],"digital":[29],"registers":[30],"with":[31,93,157],"analog":[33,41],"input.":[34],"multiplication":[36,51,64],"result":[37],"always":[39],"an":[40,120],"current.":[42],"Despite":[43],"conventional":[44],"MDACs":[45],"principle":[46],"which":[48],"all":[49],"work":[52],"performed":[54],"based":[55],"on":[56],"weighted":[57,75],"current":[58,76,161],"mirrors,":[59],"our":[60],"structure":[61,100],"performs":[62],"partially":[65],"by":[66],"small-area":[67],"gates.":[68],"This":[69,110],"approach":[70],"decreases":[71],"need":[73],"mirrors":[77],"lowers":[79],"size":[81,128],"transistors":[83],"significantly.":[84],"Modularity":[85],"feature":[86,111],"circuit":[90,119,133],"combination":[92],"scalable":[95],"S-shaped":[96],"neuron":[97],"makes":[98],"capable":[101],"being":[103],"easily":[104],"adapted":[105],"various":[107],"network":[108],"configurations.":[109],"area-efficient":[114],"multiplier":[115],"design":[116],"make":[117],"excellent":[121],"choice":[122],"to":[123],"be":[124],"used":[125],"large":[127],"networks.":[131],"implemented":[135],"TSMC":[137],"CMOS":[138],"0.18\u03bcm.":[139],"power":[141],"at":[142],"maximum":[144],"input":[145],"level":[146],"244um":[148],"<sup":[149],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[150],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[151],".":[152],"0.23mW":[156],"measured":[159],"output":[160],"error":[162],"less":[164],"than":[165],"0.5\u03bcA.":[166]},"counts_by_year":[{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}