{"id":"https://openalex.org/W2593841084","doi":"https://doi.org/10.1109/mwscas.2016.7870093","title":"DRAM write-only-cache for improving lifetime of phase change memory","display_name":"DRAM write-only-cache for improving lifetime of phase change memory","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2593841084","doi":"https://doi.org/10.1109/mwscas.2016.7870093","mag":"2593841084"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2016.7870093","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870093","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100408407","display_name":"Chao Chen","orcid":"https://orcid.org/0000-0003-3723-8189"},"institutions":[{"id":"https://openalex.org/I17145004","display_name":"Northwestern Polytechnical University","ror":"https://ror.org/01y0j0j86","country_code":"CN","type":"education","lineage":["https://openalex.org/I17145004"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chao Chen","raw_affiliation_strings":["School of Computer Science and Technology, Northwestern Polytechnical University, Xi'an, Province, China"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Northwestern Polytechnical University, Xi'an, Province, China","institution_ids":["https://openalex.org/I17145004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078828403","display_name":"Jianfeng An","orcid":"https://orcid.org/0000-0001-6559-1196"},"institutions":[{"id":"https://openalex.org/I17145004","display_name":"Northwestern Polytechnical University","ror":"https://ror.org/01y0j0j86","country_code":"CN","type":"education","lineage":["https://openalex.org/I17145004"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianfeng An","raw_affiliation_strings":["School of Computer Science and Technology, Northwestern Polytechnical University, Xi'an, Province, China"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Northwestern Polytechnical University, Xi'an, Province, China","institution_ids":["https://openalex.org/I17145004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100408407"],"corresponding_institution_ids":["https://openalex.org/I17145004"],"apc_list":null,"apc_paid":null,"fwci":2.2073,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.87981945,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"13","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8241940140724182},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7294196486473083},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7124906778335571},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.6825948357582092},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5757601261138916},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5627071261405945},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5532198548316956},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.549383282661438},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4760168194770813},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.46027112007141113},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.31785768270492554},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30913084745407104},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2702181935310364},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.23663508892059326},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.22913387417793274},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.2054610252380371},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09160953760147095},{"id":"https://openalex.org/keywords/phase-change","display_name":"Phase change","score":0.0632806122303009},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.05942457914352417}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8241940140724182},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7294196486473083},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7124906778335571},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.6825948357582092},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5757601261138916},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5627071261405945},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5532198548316956},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.549383282661438},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4760168194770813},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.46027112007141113},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.31785768270492554},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30913084745407104},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2702181935310364},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.23663508892059326},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.22913387417793274},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.2054610252380371},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09160953760147095},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0632806122303009},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.05942457914352417},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2016.7870093","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870093","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320329878","display_name":"Central University Basic Research Fund of China","ror":null},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1987201308","https://openalex.org/W2004322546","https://openalex.org/W2011538200","https://openalex.org/W2016362255","https://openalex.org/W2019701892","https://openalex.org/W2028802049","https://openalex.org/W2048588974","https://openalex.org/W2060397112","https://openalex.org/W2082070657","https://openalex.org/W2102449048","https://openalex.org/W2119092821","https://openalex.org/W2135393827","https://openalex.org/W2147539449","https://openalex.org/W2155694951","https://openalex.org/W2162639668","https://openalex.org/W3146736181","https://openalex.org/W6671183045","https://openalex.org/W6793257234"],"related_works":["https://openalex.org/W2555826082","https://openalex.org/W4288804802","https://openalex.org/W4293430534","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W2172300487","https://openalex.org/W2154976966","https://openalex.org/W2216509856","https://openalex.org/W2624248631"],"abstract_inverted_index":{"Due":[0],"to":[1,16,87,93,139,157,160,192],"its":[2,26],"high":[3],"density":[4],"and":[5,29],"low":[6],"standby":[7],"power,":[8],"phase":[9],"change":[10],"memory":[11,73,107,165],"(PCM)":[12],"has":[13],"been":[14],"considered":[15],"be":[17],"a":[18,39,53,58,104,120,167,184],"promising":[19],"alternative":[20],"of":[21,41,60,63,97,186],"DRAM":[22,24,110,117,168,195],"while":[23],"faces":[25],"scaling":[27],"limits":[28],"serious":[30],"power":[31,189],"consumption.":[32],"However,":[33],"PCM":[34,54,162],"cells":[35],"can":[36],"only":[37,61,80,124,187],"endurance":[38],"maximum":[40],"10":[42],"<sup":[43,47],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[44,48],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">7</sup>":[45],"-10":[46],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">8</sup>":[49],"write":[50,89],"operations,":[51],"making":[52],"based":[55,141,163],"system":[56],"have":[57],"lifetime":[59,78,96,149],"hundreds":[62],"days":[64],"on":[65],"average,":[66],"it":[67,84],"is":[68,79,85,154],"even":[69],"worse":[70],"for":[71],"some":[72],"intensive":[74],"applications":[75],"as":[76,119,169],"their":[77],"several":[81],"days.":[82],"Thus":[83],"important":[86],"reduce":[88],"operations":[90],"in":[91],"order":[92],"extend":[94],"the":[95,114,144,148,152,161,170,174,177,193],"PCM.":[98,112],"In":[99,113],"this":[100],"paper,":[101],"we":[102],"propose":[103],"novel":[105],"hybrid":[106,197],"architecture":[108,146],"combining":[109],"with":[111,166],"proposed":[115,145],"architecture,":[116],"acts":[118],"write-only-cache":[121],"(WoC)":[122],"which":[123],"stores":[125],"dirty":[126],"data":[127],"evicted":[128],"from":[129],"last":[130],"level":[131],"cache":[132,196],"(LLC).":[133],"Our":[134],"simulation":[135],"shows":[136],"that":[137],"compared":[138,159,191],"PCM-only":[140],"main":[142,164],"memory,":[143],"increases":[147],"by":[150,181],"205%,":[151],"improvement":[153],"also":[155],"up":[156],"45.4%":[158],"off-chip":[171],"cache.":[172],"At":[173],"same":[175],"time,":[176],"read":[178],"latency":[179],"reduces":[180],"30.9%,":[182],"at":[183],"cost":[185],"5.3%":[188],"consumption,":[190],"typical":[194],"architecture.":[198]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}