{"id":"https://openalex.org/W2594599222","doi":"https://doi.org/10.1109/mwscas.2016.7870091","title":"Physical design of supergate cells aiming geometrical optimizations","display_name":"Physical design of supergate cells aiming geometrical optimizations","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2594599222","doi":"https://doi.org/10.1109/mwscas.2016.7870091","mag":"2594599222"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2016.7870091","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870091","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070246186","display_name":"Maicon S. Cardoso","orcid":"https://orcid.org/0000-0002-8967-7864"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Maicon S. Cardoso","raw_affiliation_strings":["Group of Architecture and Integrated Circuits, Federal University of Pelotas Pelotas, Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architecture and Integrated Circuits, Federal University of Pelotas Pelotas, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041919625","display_name":"Gustavo H. Smaniotto","orcid":"https://orcid.org/0000-0002-0862-3910"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Gustavo H. Smaniotto","raw_affiliation_strings":["Group of Architecture and Integrated Circuits, Federal University of Pelotas Pelotas, Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architecture and Integrated Circuits, Federal University of Pelotas Pelotas, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025431012","display_name":"Regis Zanandrea","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Regis Zanandrea","raw_affiliation_strings":["Group of Architecture and Integrated Circuits, Federal University of Pelotas Pelotas, Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architecture and Integrated Circuits, Federal University of Pelotas Pelotas, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077545630","display_name":"Renato Souza de Souza","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato S. de Souza","raw_affiliation_strings":["Group of Architecture and Integrated Circuits, Federal University of Pelotas Pelotas, Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architecture and Integrated Circuits, Federal University of Pelotas Pelotas, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014303947","display_name":"Leomar S. da Rosa","orcid":"https://orcid.org/0000-0002-7150-5685"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leomar S. da Rosa","raw_affiliation_strings":["Universidade Federal de Pelotas, Pelotas, RS, BR"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Pelotas, Pelotas, RS, BR","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068796829","display_name":"Felipe Marques","orcid":"https://orcid.org/0000-0003-1318-9992"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe de S. Marques","raw_affiliation_strings":["Group of Architecture and Integrated Circuits, Federal University of Pelotas Pelotas, Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architecture and Integrated Circuits, Federal University of Pelotas Pelotas, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5070246186"],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":0.1838,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.61571343,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/factoring","display_name":"Factoring","score":0.9160568714141846},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6876258850097656},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5636727809906006},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5525797605514526},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4961622655391693},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.4908466935157776},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37884950637817383},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.342387318611145},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3224591016769409},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.27515313029289246},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26923272013664246},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13502898812294006}],"concepts":[{"id":"https://openalex.org/C177225278","wikidata":"https://www.wikidata.org/wiki/Q192674","display_name":"Factoring","level":2,"score":0.9160568714141846},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6876258850097656},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5636727809906006},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5525797605514526},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4961622655391693},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.4908466935157776},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37884950637817383},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.342387318611145},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3224591016769409},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.27515313029289246},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26923272013664246},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13502898812294006},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2016.7870091","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870091","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.6399999856948853,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2014840902","https://openalex.org/W2015987974","https://openalex.org/W2018989845","https://openalex.org/W2031298013","https://openalex.org/W2040537281","https://openalex.org/W2071496445","https://openalex.org/W2088115909","https://openalex.org/W2144613608","https://openalex.org/W2275304190","https://openalex.org/W2339316448","https://openalex.org/W4232904085"],"related_works":["https://openalex.org/W2377710379","https://openalex.org/W2947911821","https://openalex.org/W2393473966","https://openalex.org/W2260256814","https://openalex.org/W2944757884","https://openalex.org/W2997214518","https://openalex.org/W2963853167","https://openalex.org/W2165627905","https://openalex.org/W2974044053","https://openalex.org/W4281696216"],"abstract_inverted_index":{"Recent":[0],"papers":[1],"have":[2,47,77,87],"demonstrated":[3,78],"that":[4,79],"graph-based":[5,85],"methodologies":[6],"for":[7],"supergate":[8],"design":[9,59],"can":[10],"provide":[11],"solutions":[12,35,81],"with":[13],"fewer":[14],"transistors":[15],"when":[16,97],"compared":[17,98],"to":[18,99],"the":[19,31,44,57,80,100],"widely":[20],"used":[21],"factoring":[22,107],"methods.":[23],"However,":[24],"there":[25],"is":[26,41],"not":[27],"enough":[28],"discussion":[29],"about":[30],"impact":[32],"of":[33,60,63,75,93],"those":[34],"on":[36,71],"physical":[37],"design,":[38],"and":[39,95],"it":[40],"important":[42],"since":[43],"generated":[45,102],"supergates":[46],"some":[48,66],"special":[49],"topological":[50],"particularities.":[51],"In":[52],"this":[53,61,84],"paper,":[54],"we":[55],"perform":[56],"layout":[58],"kind":[62],"supergate,":[64],"inspecting":[65],"geometrical":[67],"aspects":[68],"Experiments":[69],"made":[70],"a":[72,104],"well-known":[73],"catalogue":[74],"functions":[76],"produced":[82],"by":[83],"approach":[86],"several":[88],"optimizations":[89],"concerning":[90],"area,":[91],"number":[92],"contacts":[94],"wirelength":[96],"cells":[101],"through":[103],"state-of-art":[105],"Boolean":[106],"methodology.":[108]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}