{"id":"https://openalex.org/W2592778250","doi":"https://doi.org/10.1109/mwscas.2016.7870087","title":"Inductance simulator based on dual controlled CMOS voltage differencing current conveyor","display_name":"Inductance simulator based on dual controlled CMOS voltage differencing current conveyor","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2592778250","doi":"https://doi.org/10.1109/mwscas.2016.7870087","mag":"2592778250"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2016.7870087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014988055","display_name":"Jan Je\u0159\u00e1bek","orcid":"https://orcid.org/0000-0001-9487-5024"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"J. Jerabek","raw_affiliation_strings":["Faculty of Electrical Engineering and Communication, Brno University of Technology, Brno, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Communication, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035645793","display_name":"Roman \u0160otner","orcid":"https://orcid.org/0000-0002-2430-1815"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"R. Sotner","raw_affiliation_strings":["Faculty of Electrical Engineering and Communication, Brno University of Technology, Brno, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Communication, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000815170","display_name":"Roman Prokop","orcid":"https://orcid.org/0000-0002-5029-9878"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"R. Prokop","raw_affiliation_strings":["Faculty of Electrical Engineering and Communication, Brno University of Technology, Brno, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Communication, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067279094","display_name":"Vil\u00e9m Kledrowetz","orcid":"https://orcid.org/0000-0002-6720-1224"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"V. Kledrowetz","raw_affiliation_strings":["Faculty of Electrical Engineering and Communication, Brno University of Technology, Brno, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Communication, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064595229","display_name":"Asl\u0131han Kartc\u0131","orcid":"https://orcid.org/0000-0001-5690-7574"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"A. Kartci","raw_affiliation_strings":["Faculty of Electrical Engineering and Communication, Brno University of Technology, Brno, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Communication, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002611875","display_name":"Umut Engin Ayten","orcid":"https://orcid.org/0000-0003-4174-1799"},"institutions":[{"id":"https://openalex.org/I4101805","display_name":"Y\u0131ld\u0131z Technical University","ror":"https://ror.org/0547yzj13","country_code":"TR","type":"education","lineage":["https://openalex.org/I4101805"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"U. E. Ayten","raw_affiliation_strings":["Dept. of Electronics and Communications Eng., Yildiz Technical University, Istanbul, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Communications Eng., Yildiz Technical University, Istanbul, Turkey","institution_ids":["https://openalex.org/I4101805"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5251,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.70217623,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inductance","display_name":"Inductance","score":0.8497369289398193},{"id":"https://openalex.org/keywords/current-conveyor","display_name":"Current conveyor","score":0.735802412033081},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5277248620986938},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5238792300224304},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5230294466018677},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5213921666145325},{"id":"https://openalex.org/keywords/lossless-compression","display_name":"Lossless compression","score":0.5201871395111084},{"id":"https://openalex.org/keywords/equivalent-series-inductance","display_name":"Equivalent series inductance","score":0.4696806073188782},{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.43204233050346375},{"id":"https://openalex.org/keywords/lossy-compression","display_name":"Lossy compression","score":0.42308297753334045},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.42029935121536255},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36468762159347534},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3253214657306671},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.1718994677066803},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07952737808227539},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07103943824768066}],"concepts":[{"id":"https://openalex.org/C29210110","wikidata":"https://www.wikidata.org/wiki/Q177897","display_name":"Inductance","level":3,"score":0.8497369289398193},{"id":"https://openalex.org/C110252649","wikidata":"https://www.wikidata.org/wiki/Q5195095","display_name":"Current conveyor","level":4,"score":0.735802412033081},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5277248620986938},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5238792300224304},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5230294466018677},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5213921666145325},{"id":"https://openalex.org/C81081738","wikidata":"https://www.wikidata.org/wiki/Q55542","display_name":"Lossless compression","level":3,"score":0.5201871395111084},{"id":"https://openalex.org/C141490761","wikidata":"https://www.wikidata.org/wiki/Q5384728","display_name":"Equivalent series inductance","level":4,"score":0.4696806073188782},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.43204233050346375},{"id":"https://openalex.org/C165021410","wikidata":"https://www.wikidata.org/wiki/Q55564","display_name":"Lossy compression","level":2,"score":0.42308297753334045},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.42029935121536255},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36468762159347534},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3253214657306671},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.1718994677066803},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07952737808227539},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07103943824768066},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2016.7870087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7200000286102295,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W937126923","https://openalex.org/W1958172944","https://openalex.org/W2023252011","https://openalex.org/W2037636009","https://openalex.org/W2063962605","https://openalex.org/W2075097013","https://openalex.org/W2078416963","https://openalex.org/W2095937120","https://openalex.org/W2344902944","https://openalex.org/W2418144140","https://openalex.org/W2490460719","https://openalex.org/W2546417236","https://openalex.org/W2592512376","https://openalex.org/W4239393462","https://openalex.org/W6624464503","https://openalex.org/W6659939519","https://openalex.org/W7007908206"],"related_works":["https://openalex.org/W2978432024","https://openalex.org/W2118338613","https://openalex.org/W1995805316","https://openalex.org/W3180760233","https://openalex.org/W2071387875","https://openalex.org/W1568381040","https://openalex.org/W2132019419","https://openalex.org/W4205915047","https://openalex.org/W2148203918","https://openalex.org/W2276828234"],"abstract_inverted_index":{"The":[0],"voltage":[1],"differencing":[2],"current":[3],"conveyor":[4],"(VDCC)":[5],"based":[6,90],"lossless/lossy":[7],"inductance":[8,20,58,68,80],"simulator":[9,81],"with":[10,63,75],"the":[11],"advantage":[12],"of":[13,18,24,26,39,44,67,78,87],"extended":[14],"(i.e.":[15],"dual-controlled)":[16],"range":[17],"equivalent":[19],"value":[21,69],"and":[22,95],"possibility":[23],"reconfiguration":[25],"polarity":[27],"is":[28],"presented":[29],"in":[30,51,84],"this":[31],"study.":[32],"These":[33],"unconventional":[34],"features":[35,98],"are":[36,60,73,99],"available":[37],"because":[38],"newly":[40],"designed":[41],"CMOS":[42],"structure":[43],"VDCC":[45,47,93],"element.":[46],"was":[48],"fabricated":[49],"lately":[50],"I2T100":[52],"0.7":[53],"um":[54],"technology.":[55],"Relevant":[56],"VDCC-based":[57],"simulators":[59],"compared":[61,74],"briefly":[62],"attention":[64],"to":[65],"controllability":[66],"especially.":[70],"Theoretical":[71],"expectations":[72],"experimental":[76],"results":[77],"an":[79],"prototype":[82],"obtained":[83],"laboratory":[85],"measurements":[86],"proposed":[88],"circuit":[89],"mainly":[91],"on":[92],"chip":[94],"its":[96],"unique":[97],"provided.":[100]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}