{"id":"https://openalex.org/W2593332647","doi":"https://doi.org/10.1109/mwscas.2016.7870034","title":"A 90 nm leakage control transistor based clock gating for low power flip flop applications","display_name":"A 90 nm leakage control transistor based clock gating for low power flip flop applications","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2593332647","doi":"https://doi.org/10.1109/mwscas.2016.7870034","mag":"2593332647"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2016.7870034","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870034","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051418913","display_name":"Pritam Bhattacharjee","orcid":"https://orcid.org/0000-0002-1968-1622"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Pritam Bhattacharjee","raw_affiliation_strings":["Department of Electronics & Communication Engineering"],"affiliations":[{"raw_affiliation_string":"Department of Electronics & Communication Engineering","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009067589","display_name":"Alak Majumder","orcid":"https://orcid.org/0000-0003-4775-8591"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alak Majumder","raw_affiliation_strings":["Department of Electronics & Communication Engineering"],"affiliations":[{"raw_affiliation_string":"Department of Electronics & Communication Engineering","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031104739","display_name":"T. D. Das","orcid":"https://orcid.org/0000-0001-5530-7024"},"institutions":[{"id":"https://openalex.org/I57496824","display_name":"National Institute of Technology Arunachal Pradesh","ror":"https://ror.org/020cr8c43","country_code":"IN","type":"education","lineage":["https://openalex.org/I57496824"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Tushar Dhabal Das","raw_affiliation_strings":["Department of Electronic Science, National Institute of Technology, Arunachal Pradesh, Yupia, India","Department of Electronic Science National Institute of Technology, Arunachal Pradesh, Yupia, India - 791112"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Science, National Institute of Technology, Arunachal Pradesh, Yupia, India","institution_ids":["https://openalex.org/I57496824"]},{"raw_affiliation_string":"Department of Electronic Science National Institute of Technology, Arunachal Pradesh, Yupia, India - 791112","institution_ids":["https://openalex.org/I57496824"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5051418913"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4701,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.84698778,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7365885972976685},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.719190239906311},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6034697890281677},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5970722436904907},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.57740318775177},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5399423241615295},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5241197347640991},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5104045271873474},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5055556297302246},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.46689948439598083},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4578408896923065},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.41953253746032715},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.37473171949386597},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3533626198768616},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3374561667442322},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.30173689126968384},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.20678234100341797},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1373879313468933},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10622075200080872}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7365885972976685},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.719190239906311},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6034697890281677},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5970722436904907},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.57740318775177},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5399423241615295},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5241197347640991},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5104045271873474},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5055556297302246},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.46689948439598083},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4578408896923065},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.41953253746032715},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.37473171949386597},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3533626198768616},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3374561667442322},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.30173689126968384},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.20678234100341797},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1373879313468933},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10622075200080872},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2016.7870034","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870034","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321071","display_name":"Department of Electronics and Information Technology, Ministry of Communications and Information Technology","ror":"https://ror.org/02z31cn83"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W59924950","https://openalex.org/W1571794122","https://openalex.org/W1971306575","https://openalex.org/W1994564481","https://openalex.org/W2024351217","https://openalex.org/W2029743175","https://openalex.org/W2043128052","https://openalex.org/W2076941902","https://openalex.org/W2114132980","https://openalex.org/W2127128585","https://openalex.org/W2185487652","https://openalex.org/W2203862213","https://openalex.org/W3147484678","https://openalex.org/W6602465177","https://openalex.org/W6686411876"],"related_works":["https://openalex.org/W2137310043","https://openalex.org/W2949418755","https://openalex.org/W2106078580","https://openalex.org/W2606047588","https://openalex.org/W2188969944","https://openalex.org/W2042898665","https://openalex.org/W1865286884","https://openalex.org/W2421091644","https://openalex.org/W2107437643","https://openalex.org/W2139098514"],"abstract_inverted_index":{"The":[0,61,98,138],"continuous":[1],"growing":[2],"demand":[3],"of":[4,32,38,47,64,70,165],"portable":[5],"battery-powered":[6],"electronics":[7],"devices":[8],"hunts":[9],"for":[10,14],"Nano-electronic":[11],"circuit":[12,26,30],"design":[13],"ultra-low":[15],"power":[16,23,39,114,161,164],"applications":[17],"by":[18],"reducing":[19],"dynamic":[20,160],"power,":[21,123],"static":[22,163],"and":[24,125,151,162],"short":[25],"power.":[27],"In":[28,83],"sequential":[29],"elements":[31],"an":[33,119],"IC,":[34],"a":[35,89,105],"notable":[36],"amount":[37],"dissipation":[40],"occurs":[41],"due":[42],"to":[43,103,154],"the":[44,67,128,135,156,166],"rapid":[45],"switching":[46,63],"high":[48],"frequency":[49],"clock":[50,91],"signals,":[51],"which":[52,132],"do":[53],"not":[54],"fetch":[55],"any":[56],"data":[57],"bit":[58],"or":[59,74],"information.":[60],"needless":[62],"clock,":[65],"during":[66],"HOLD":[68],"phase":[69],"either":[71],"\u2018logic":[72,75],"1\u2019":[73],"0\u2019,":[76],"may":[77],"be":[78],"abolished":[79],"using":[80,108,127],"gated":[81],"clock.":[82],"this":[84],"paper,":[85],"we":[86],"have":[87,117],"presented":[88],"new":[90],"gating":[92,130],"technique":[93,100],"incorporating":[94],"Leakage":[95],"Control":[96],"Transistor.":[97],"improvised":[99],"is":[101,140],"employed":[102],"trigger":[104],"D-Flip":[106],"Flop":[107],"90nm":[109],"PTM":[110],"technology":[111,145],"at":[112],"1.1V":[113],"supply.":[115],"We":[116],"observed":[118],"impressive":[120],"reduction":[121],"in":[122,143,158],"delay":[124],"latency":[126],"proposed":[129],"logic,":[131],"has":[133],"outsmarted":[134],"existing":[136],"works.":[137],"simulation":[139],"also":[141],"performed":[142],"smaller":[144],"nodes":[146],"such":[147],"as":[148],"65nm,":[149],"45nm":[150],"32":[152],"nm":[153],"notice":[155],"change":[157],"delay,":[159],"circuit.":[167]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}