{"id":"https://openalex.org/W2592492952","doi":"https://doi.org/10.1109/mwscas.2016.7870025","title":"A high efficiency straightforward design and verification methodology for PLL systems","display_name":"A high efficiency straightforward design and verification methodology for PLL systems","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2592492952","doi":"https://doi.org/10.1109/mwscas.2016.7870025","mag":"2592492952"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2016.7870025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047212288","display_name":"Markus Scholl","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Markus Scholl","raw_affiliation_strings":["Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100449286","display_name":"Ye Zhang","orcid":"https://orcid.org/0000-0001-7783-6584"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ye Zhang","raw_affiliation_strings":["Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033528054","display_name":"Ralf Wunderlich","orcid":"https://orcid.org/0000-0001-5841-6293"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ralf Wunderlich","raw_affiliation_strings":["Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039003474","display_name":"Stefan Heinen","orcid":"https://orcid.org/0009-0001-7568-8116"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Heinen","raw_affiliation_strings":["Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5047212288"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.17392044,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8929954767227173},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.7039139270782471},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6958291530609131},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6601646542549133},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6335667967796326},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5341358184814453},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.5265412926673889},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.41791003942489624},{"id":"https://openalex.org/keywords/discrete-event-simulation","display_name":"Discrete event simulation","score":0.41426095366477966},{"id":"https://openalex.org/keywords/frequency-domain","display_name":"Frequency domain","score":0.4124804735183716},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2180764079093933},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.14629077911376953},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.06887397170066833}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8929954767227173},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.7039139270782471},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6958291530609131},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6601646542549133},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6335667967796326},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5341358184814453},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.5265412926673889},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.41791003942489624},{"id":"https://openalex.org/C147203929","wikidata":"https://www.wikidata.org/wiki/Q574814","display_name":"Discrete event simulation","level":2,"score":0.41426095366477966},{"id":"https://openalex.org/C19118579","wikidata":"https://www.wikidata.org/wiki/Q786423","display_name":"Frequency domain","level":2,"score":0.4124804735183716},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2180764079093933},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.14629077911376953},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.06887397170066833},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mwscas.2016.7870025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.rwth-aachen.de:697530","is_oa":false,"landing_page_url":"https://publications.rwth-aachen.de/record/697530","pdf_url":null,"source":{"id":"https://openalex.org/S4306401033","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Piscataway, NJ : IEEE 4 Seiten (2016). doi:10.1109/MWSCAS.2016.7870025","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W146784561","https://openalex.org/W1500373038","https://openalex.org/W1775840686","https://openalex.org/W2122882943","https://openalex.org/W2160797709","https://openalex.org/W2544110805","https://openalex.org/W4232184888","https://openalex.org/W6605992514"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W984417604","https://openalex.org/W2498262093","https://openalex.org/W2474043983","https://openalex.org/W2544336511","https://openalex.org/W2566880546","https://openalex.org/W2078513307","https://openalex.org/W1978186604","https://openalex.org/W2144737022","https://openalex.org/W2124954209"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"straightforward":[4],"top-down":[5],"design":[6],"methodology":[7,83],"for":[8,88],"frequency":[9],"synthesizer":[10],"systems,":[11],"where":[12],"the":[13,25,35,61,66,81],"PLL":[14,32,36,72],"noise":[15,37,75],"shaping":[16],"can":[17,45],"be":[18,46],"directly":[19],"transformed":[20],"from":[21,39,77],"time-discrete":[22],"domain":[23],"to":[24,30],"event-driven":[26],"phase":[27],"domain.":[28],"Compared":[29],"conventional":[31],"modeling":[33,73],"methodologies,":[34],"sources":[38],"various":[40,78],"components":[41],"and":[42,51],"analog":[43],"mismatch":[44],"described":[47],"both":[48],"in":[49,60],"abstract":[50],"behavior":[52],"level.":[53],"The":[54],"simulation":[55],"efficiency":[56],"is":[57],"significantly":[58],"improved":[59],"transceiver":[62,92],"level,":[63],"which":[64],"completes":[65],"bottom-up":[67],"verification":[68],"flow":[69],"with":[70],"precise":[71],"including":[74],"contribution":[76],"sources.":[79],"Therefore,":[80],"proposed":[82],"provides":[84],"an":[85,89],"efficient":[86],"approach":[87],"entire":[90],"mixed-signal":[91],"system":[93],"verification.":[94]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}