{"id":"https://openalex.org/W2591934597","doi":"https://doi.org/10.1109/mwscas.2016.7870024","title":"Experimental operation of time-mode building blocks using a time-mode switched-delay unit","display_name":"Experimental operation of time-mode building blocks using a time-mode switched-delay unit","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2591934597","doi":"https://doi.org/10.1109/mwscas.2016.7870024","mag":"2591934597"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2016.7870024","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870024","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003259623","display_name":"Moataz Abdelfattah","orcid":"https://orcid.org/0000-0001-7187-0503"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Moataz Abdelfattah","raw_affiliation_strings":["Integrated Microsystems Laboratory, McGill University, Montreal, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Microsystems Laboratory, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gordon W. Roberts","raw_affiliation_strings":["Integrated Microsystems Laboratory, McGill University, Montreal, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Microsystems Laboratory, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"2016","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.7291375994682312},{"id":"https://openalex.org/keywords/transfer-function","display_name":"Transfer function","score":0.6179997324943542},{"id":"https://openalex.org/keywords/limit","display_name":"Limit (mathematics)","score":0.6160302758216858},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6135965585708618},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6125921607017517},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.5550155639648438},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.44418615102767944},{"id":"https://openalex.org/keywords/data-conversion","display_name":"Data conversion","score":0.44083479046821594},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2312244176864624},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19020304083824158},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1669623851776123},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08856260776519775}],"concepts":[{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.7291375994682312},{"id":"https://openalex.org/C81299745","wikidata":"https://www.wikidata.org/wiki/Q334269","display_name":"Transfer function","level":2,"score":0.6179997324943542},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.6160302758216858},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6135965585708618},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6125921607017517},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.5550155639648438},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.44418615102767944},{"id":"https://openalex.org/C1232282","wikidata":"https://www.wikidata.org/wiki/Q1783551","display_name":"Data conversion","level":2,"score":0.44083479046821594},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2312244176864624},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19020304083824158},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1669623851776123},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08856260776519775},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mwscas.2016.7870024","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870024","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},{"id":"mag:2977413423","is_oa":false,"landing_page_url":"http://jglobal.jst.go.jp/en/public/20090422/201702252074711448","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2012293352","https://openalex.org/W2050476983","https://openalex.org/W2094282675","https://openalex.org/W2094947552","https://openalex.org/W2149498240"],"related_works":["https://openalex.org/W2023858428","https://openalex.org/W2126963364","https://openalex.org/W2538259895","https://openalex.org/W2218509615","https://openalex.org/W2051287254","https://openalex.org/W2370937376","https://openalex.org/W1489573155","https://openalex.org/W4293868490","https://openalex.org/W2348662850","https://openalex.org/W3214759509"],"abstract_inverted_index":{"This":[0],"paper":[1],"provides":[2],"experimental":[3],"verification":[4],"of":[5,8,29,68,88],"the":[6,54,60,80],"functionality":[7],"some":[9,67],"existing":[10],"basic":[11],"time-mode":[12],"signal":[13],"processing":[14],"(TMSP)":[15],"building":[16,70],"blocks":[17,71],"having":[18],"an":[19],"all-digital":[20],"advantage.":[21],"Experimental":[22],"data":[23,46,97],"that":[24],"covers":[25],"all":[26],"necessary":[27],"aspects":[28],"operation":[30],"such":[31,52],"as":[32,53],"transfer":[33],"functions,":[34],"linearity":[35,56],"and":[36,47],"frequency":[37],"response":[38],"is":[39],"presented.":[40],"Simulations":[41],"are":[42,50],"compared":[43],"to":[44,74],"measured":[45],"performance":[48],"limitations":[49],"introduced":[51],"hard":[55],"limit":[57],"imposed":[58],"by":[59],"switched-delay":[61],"unit":[62],"discharge":[63],"time.":[64],"In":[65],"addition,":[66],"these":[69],"were":[72],"used":[73],"design":[75],"a":[76,84,93],"second-order":[77],"filter":[78],"for":[79,96],"first":[81],"time":[82],"demonstrating":[83],"peak":[85],"SNDR":[86],"value":[87],"45.5":[89],"dB":[90],"making":[91],"it":[92],"good":[94],"candidate":[95],"conversion":[98],"applications.":[99]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}