{"id":"https://openalex.org/W2594726156","doi":"https://doi.org/10.1109/mwscas.2016.7870005","title":"An 8B/10B encoder with 2GHz operating frequency","display_name":"An 8B/10B encoder with 2GHz operating frequency","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2594726156","doi":"https://doi.org/10.1109/mwscas.2016.7870005","mag":"2594726156"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2016.7870005","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870005","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078115351","display_name":"Hamed Ashrafi","orcid":null},"institutions":[{"id":"https://openalex.org/I38476204","display_name":"Urmia University","ror":"https://ror.org/032fk0x53","country_code":"IR","type":"education","lineage":["https://openalex.org/I38476204"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Hamed Ashrafi","raw_affiliation_strings":["Microelectronics Research Center, Urmia University, Urmia, Iran"],"affiliations":[{"raw_affiliation_string":"Microelectronics Research Center, Urmia University, Urmia, Iran","institution_ids":["https://openalex.org/I38476204"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000626357","display_name":"Morteza Mousazadeh","orcid":"https://orcid.org/0000-0003-0699-5208"},"institutions":[{"id":"https://openalex.org/I38476204","display_name":"Urmia University","ror":"https://ror.org/032fk0x53","country_code":"IR","type":"education","lineage":["https://openalex.org/I38476204"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Morteza Mousazadeh","raw_affiliation_strings":["Microelectronics Research Center, Urmia University, Urmia, Iran"],"affiliations":[{"raw_affiliation_string":"Microelectronics Research Center, Urmia University, Urmia, Iran","institution_ids":["https://openalex.org/I38476204"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113663698","display_name":"Kh. Hadidi","orcid":null},"institutions":[{"id":"https://openalex.org/I38476204","display_name":"Urmia University","ror":"https://ror.org/032fk0x53","country_code":"IR","type":"education","lineage":["https://openalex.org/I38476204"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Kh. Hadidi","raw_affiliation_strings":["Microelectronics Research Center, Urmia University, Urmia, Iran"],"affiliations":[{"raw_affiliation_string":"Microelectronics Research Center, Urmia University, Urmia, Iran","institution_ids":["https://openalex.org/I38476204"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5078115351"],"corresponding_institution_ids":["https://openalex.org/I38476204"],"apc_list":null,"apc_paid":null,"fwci":0.1709,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59747402,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"e86 c","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.984499990940094,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.8527073860168457},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.734108567237854},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5759052634239197},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5529532432556152},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.5350386500358582},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5012273788452148},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4494219124317169},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.44854140281677246},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4375772774219513},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4360809326171875},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4187890589237213},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3581237196922302},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2181527018547058},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1643746793270111},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13755753636360168},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1184825599193573}],"concepts":[{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.8527073860168457},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.734108567237854},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5759052634239197},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5529532432556152},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.5350386500358582},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5012273788452148},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4494219124317169},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.44854140281677246},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4375772774219513},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4360809326171875},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4187890589237213},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3581237196922302},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2181527018547058},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1643746793270111},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13755753636360168},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1184825599193573},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2016.7870005","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870005","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1968037316","https://openalex.org/W2056021806","https://openalex.org/W2080256847","https://openalex.org/W2099962354","https://openalex.org/W2143604863","https://openalex.org/W6674735237"],"related_works":["https://openalex.org/W2127580684","https://openalex.org/W2135636985","https://openalex.org/W2182005210","https://openalex.org/W1533253004","https://openalex.org/W2120397377","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W1543568511","https://openalex.org/W4254958317","https://openalex.org/W1986525252"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,9],"design":[4],"of":[5],"8B/10B":[6],"encoder":[7,103],"with":[8,124],"new":[10],"architecture,":[11],"reduced":[12,62],"coding":[13,59],"table":[14],"and":[15,18,40,57,63,80,117],"improved":[16],"disparity":[17,79],"run":[19,81],"length":[20,82],"control":[21,83],"block":[22],"which":[23],"make":[24],"it":[25],"suitable":[26],"for":[27],"high-speed":[28],"data":[29],"transmission.":[30],"The":[31,102],"original":[32,55],"logic":[33,39],"is":[34,104,121],"broken":[35],"into":[36],"two":[37,43],"sub":[38],"designed":[41,86],"in":[42,90,106],"stages":[44],"based":[45,69],"on":[46,70],"parallel":[47,71],"pipelined":[48],"structure.":[49],"In":[50,74],"the":[51,54,75,78,95,112,118],"first":[52],"stage":[53],"3B/4B":[56],"5B/6B":[58],"tables":[60],"are":[61,85],"reformed":[64],"to":[65,88],"implement":[66],"their":[67],"sub-blocks":[68],"processing":[72],"technique.":[73],"second":[76],"stage,":[77],"blocks":[84],"separately":[87],"work":[89],"parallel.":[91],"These":[92],"notifications":[93],"result":[94],"minimum":[96],"timing":[97],"delay":[98],"at":[99],"each":[100],"stage.":[101],"realized":[105],"CMOS":[107],".18um":[108],"process.":[109],"It":[110],"achieves":[111],"operating":[113],"frequency":[114],"over":[115],"2GHz":[116],"power":[119],"consumption":[120],"9.38":[122],"mw":[123],"1.8v":[125],"supply":[126],"voltage.":[127]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}