{"id":"https://openalex.org/W2594641346","doi":"https://doi.org/10.1109/mwscas.2016.7870004","title":"Low power multi threshold 7T SRAM cell","display_name":"Low power multi threshold 7T SRAM cell","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2594641346","doi":"https://doi.org/10.1109/mwscas.2016.7870004","mag":"2594641346"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2016.7870004","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870004","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015525101","display_name":"Divyesh Sachan","orcid":"https://orcid.org/0000-0002-7295-6672"},"institutions":[{"id":"https://openalex.org/I26072440","display_name":"Indian Institute of Information Technology Allahabad","ror":"https://ror.org/03rgjt374","country_code":"IN","type":"education","lineage":["https://openalex.org/I26072440"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Divyesh Sachan","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Allahabad, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Allahabad, India","institution_ids":["https://openalex.org/I26072440"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018286984","display_name":"Harish Peta","orcid":null},"institutions":[{"id":"https://openalex.org/I26072440","display_name":"Indian Institute of Information Technology Allahabad","ror":"https://ror.org/03rgjt374","country_code":"IN","type":"education","lineage":["https://openalex.org/I26072440"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Harish Peta","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Allahabad, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Allahabad, India","institution_ids":["https://openalex.org/I26072440"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015151640","display_name":"Kamaldeep Singh Malik","orcid":null},"institutions":[{"id":"https://openalex.org/I26072440","display_name":"Indian Institute of Information Technology Allahabad","ror":"https://ror.org/03rgjt374","country_code":"IN","type":"education","lineage":["https://openalex.org/I26072440"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kamaldeep Singh Malik","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Allahabad, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Allahabad, India","institution_ids":["https://openalex.org/I26072440"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108722448","display_name":"Manish Goswami","orcid":"https://orcid.org/0000-0002-7165-1412"},"institutions":[{"id":"https://openalex.org/I26072440","display_name":"Indian Institute of Information Technology Allahabad","ror":"https://ror.org/03rgjt374","country_code":"IN","type":"education","lineage":["https://openalex.org/I26072440"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manish Goswami","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Allahabad, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Allahabad, India","institution_ids":["https://openalex.org/I26072440"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5015525101"],"corresponding_institution_ids":["https://openalex.org/I26072440"],"apc_list":null,"apc_paid":null,"fwci":0.1838,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.61571091,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8853446245193481},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.591172456741333},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5522522330284119},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5518883466720581},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.540662407875061},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5317925810813904},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.4867398738861084},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.45360976457595825},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4279574155807495},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4175228774547577},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27212297916412354},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19854223728179932},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17044514417648315},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15486466884613037},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1190711259841919},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.07525667548179626}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8853446245193481},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.591172456741333},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5522522330284119},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5518883466720581},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.540662407875061},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5317925810813904},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.4867398738861084},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.45360976457595825},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4279574155807495},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4175228774547577},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27212297916412354},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19854223728179932},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17044514417648315},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15486466884613037},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1190711259841919},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.07525667548179626},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2016.7870004","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870004","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1598021749","https://openalex.org/W2032077630","https://openalex.org/W2065964663","https://openalex.org/W2069257560","https://openalex.org/W2078783751","https://openalex.org/W2093108390","https://openalex.org/W2134271097","https://openalex.org/W2134565505","https://openalex.org/W2139681777","https://openalex.org/W2155153274","https://openalex.org/W2158267481","https://openalex.org/W6635892262","https://openalex.org/W6680708075"],"related_works":["https://openalex.org/W4289538008","https://openalex.org/W3186427148","https://openalex.org/W2138282914","https://openalex.org/W2065850627","https://openalex.org/W2017012638","https://openalex.org/W1966793535","https://openalex.org/W2071885361","https://openalex.org/W1964447062","https://openalex.org/W1978219043","https://openalex.org/W2071118425"],"abstract_inverted_index":{"Technologies":[0],"like":[1],"Internet":[2],"of":[3,26,72,84],"Things":[4],"(IoT)":[5],"are":[6],"bringing":[7],"new":[8],"challenges":[9],"to":[10,18,104,143],"IC":[11],"design,":[12],"where":[13],"power":[14,141],"dissipation":[15],"is":[16],"desired":[17],"be":[19,35],"less":[20,140],"for":[21,28,92,119,147],"portable":[22],"devices.":[23],"Further":[24],"scaling":[25],"devices":[27],"portability":[29],"requires":[30],"reliable":[31],"memories":[32],"which":[33],"can":[34],"operated":[36],"at":[37],"lower":[38],"voltages.":[39],"In":[40],"this":[41],"paper,":[42],"a":[43,163],"modified":[44],"7T":[45,58,116],"SRAM":[46,66,69,107,146],"cell":[47,109,118],"has":[48,60],"been":[49,61],"proposed":[50,57,134],"with":[51,63],"high":[52],"static":[53,73],"noise":[54,74],"margin.":[55],"The":[56,78,133,153],"RAM":[59],"compared":[62,103,142],"conventional":[64],"6T":[65,91,106,145],"and":[67,76,86,95,110,121,138,150,159],"LP7T":[68],"in":[70,100,126],"terms":[71],"margins":[75],"power.":[77],"SNM":[79,123],"results":[80,113],"show":[81],"an":[82],"increase":[83,99],"48%":[85],"78%":[87],"over":[88],"the":[89],"standard":[90,105,144],"writing":[93],"0":[94],"1":[96],"respectively,":[97],"122%":[98],"RSNM":[101,120],"when":[102,124],"bit":[108,117],"slightly":[111],"better":[112],"than":[114],"LP":[115],"Hold":[122],"simulated":[125],"Cadence":[127],"virtuoso":[128],"using":[129],"65nm":[130],"CMOS":[131],"technology.":[132],"design":[135],"uses":[136],"50%":[137],"16.5%":[139],"dynamic":[148],"write":[149],"read":[151],"respectively.":[152],"Monte":[154],"Carlo":[155],"simulation":[156],"on":[157],"process":[158],"mismatch":[160],"parameters":[161],"shows":[162],"very":[164],"small":[165],"deviation.":[166]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}