{"id":"https://openalex.org/W2593915653","doi":"https://doi.org/10.1109/mwscas.2016.7869978","title":"Modified comb decimation filter: Design and implementation","display_name":"Modified comb decimation filter: Design and implementation","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2593915653","doi":"https://doi.org/10.1109/mwscas.2016.7869978","mag":"2593915653"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2016.7869978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7869978","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072300136","display_name":"Ricardo Garcia Baez","orcid":null},"institutions":[{"id":"https://openalex.org/I39824353","display_name":"National Institute of Astrophysics, Optics and Electronics","ror":"https://ror.org/00bpmmc63","country_code":"MX","type":"facility","lineage":["https://openalex.org/I39824353"]}],"countries":["MX"],"is_corresponding":true,"raw_author_name":"Ricardo Garcia Baez","raw_affiliation_strings":["Department of Electronics, Institute INAOE, Puebla, Mexico"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Institute INAOE, Puebla, Mexico","institution_ids":["https://openalex.org/I39824353"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056974264","display_name":"Gordana Jovanovi\u0107 Dole\u010dek","orcid":"https://orcid.org/0000-0003-1258-5176"},"institutions":[{"id":"https://openalex.org/I39824353","display_name":"National Institute of Astrophysics, Optics and Electronics","ror":"https://ror.org/00bpmmc63","country_code":"MX","type":"facility","lineage":["https://openalex.org/I39824353"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Gordana Jovanovic Dolecek","raw_affiliation_strings":["Department of Electronics, Institute INAOE, Puebla, Mexico"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Institute INAOE, Puebla, Mexico","institution_ids":["https://openalex.org/I39824353"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5072300136"],"corresponding_institution_ids":["https://openalex.org/I39824353"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20042872,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"26","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9896000027656555,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9896000027656555,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11131","display_name":"Proteoglycans and glycosaminoglycans research","score":0.9873999953269958,"subfield":{"id":"https://openalex.org/subfields/1307","display_name":"Cell Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.926800012588501,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/decimation","display_name":"Decimation","score":0.7843080759048462},{"id":"https://openalex.org/keywords/comb-filter","display_name":"Comb filter","score":0.7818161249160767},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.6300740242004395},{"id":"https://openalex.org/keywords/folding","display_name":"Folding (DSP implementation)","score":0.6121527552604675},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5415814518928528},{"id":"https://openalex.org/keywords/alias","display_name":"Alias","score":0.5262234210968018},{"id":"https://openalex.org/keywords/filter-design","display_name":"Filter design","score":0.47846388816833496},{"id":"https://openalex.org/keywords/constant","display_name":"Constant (computer programming)","score":0.4757634997367859},{"id":"https://openalex.org/keywords/transfer-function","display_name":"Transfer function","score":0.4579201936721802},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4563603401184082},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.4482555091381073},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4020243287086487},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.38799601793289185},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.38795799016952515},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18447265028953552},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.14497333765029907},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13479968905448914},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10378506779670715}],"concepts":[{"id":"https://openalex.org/C173642442","wikidata":"https://www.wikidata.org/wiki/Q1253346","display_name":"Decimation","level":3,"score":0.7843080759048462},{"id":"https://openalex.org/C105303287","wikidata":"https://www.wikidata.org/wiki/Q936692","display_name":"Comb filter","level":3,"score":0.7818161249160767},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.6300740242004395},{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.6121527552604675},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5415814518928528},{"id":"https://openalex.org/C46681722","wikidata":"https://www.wikidata.org/wiki/Q4725589","display_name":"Alias","level":2,"score":0.5262234210968018},{"id":"https://openalex.org/C22597639","wikidata":"https://www.wikidata.org/wiki/Q5449227","display_name":"Filter design","level":3,"score":0.47846388816833496},{"id":"https://openalex.org/C2777027219","wikidata":"https://www.wikidata.org/wiki/Q1284190","display_name":"Constant (computer programming)","level":2,"score":0.4757634997367859},{"id":"https://openalex.org/C81299745","wikidata":"https://www.wikidata.org/wiki/Q334269","display_name":"Transfer function","level":2,"score":0.4579201936721802},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4563603401184082},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.4482555091381073},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4020243287086487},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.38799601793289185},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.38795799016952515},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18447265028953552},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.14497333765029907},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13479968905448914},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10378506779670715},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2016.7869978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7869978","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1960019464","https://openalex.org/W1981814658","https://openalex.org/W2007357633","https://openalex.org/W2038925301","https://openalex.org/W2049029069","https://openalex.org/W2794977082","https://openalex.org/W6749551157"],"related_works":["https://openalex.org/W2123014996","https://openalex.org/W3082309838","https://openalex.org/W2187820340","https://openalex.org/W2122784750","https://openalex.org/W2804451710","https://openalex.org/W3170745555","https://openalex.org/W2405905509","https://openalex.org/W2810522616","https://openalex.org/W2126515323","https://openalex.org/W2898554372"],"abstract_inverted_index":{"This":[0,90],"paper":[1],"presents":[2],"a":[3,13,21,34,41,99],"novel":[4],"simple":[5],"method":[6],"to":[7,24,78],"improve":[8],"the":[9,25,37,46,49,56,60,63,79,82,96,112,115],"alias":[10,85],"rejection":[11],"of":[12,48,62,70,81,114],"comb":[14,26,51,66,84,92],"decimation":[15],"filter":[16,27,39,43],"by":[17],"adding":[18],"and":[19,44,105],"subtracting":[20],"positive":[22],"constant":[23,30],"coefficients.":[28],"The":[29,68],"is":[31,40,93],"chosen":[32],"in":[33,59,73,87],"way":[35],"that":[36,45,102],"resulting":[38],"multiplierless":[42],"zeros":[47,71],"modified":[50,83,91],"transfer":[52],"function":[53],"remain":[54],"on":[55],"unit":[57],"circle":[58],"vicinity":[61],"corresponding":[64],"original":[65],"zeros.":[67],"positions":[69],"result":[72],"wider":[74],"folding":[75,88],"bands":[76],"leading":[77],"improvement":[80],"rejections":[86],"bands.":[89],"suitable":[94],"for":[95],"implementation":[97,110],"using":[98],"special":[100],"structure":[101],"requires":[103],"shifts":[104],"only":[106],"two":[107],"adders.":[108],"FPGA":[109],"confirms":[111],"efficiency":[113],"proposed":[116],"design.":[117]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}