{"id":"https://openalex.org/W2593282265","doi":"https://doi.org/10.1109/mwscas.2016.7869975","title":"Experimental evaluation and comparison of time-multiplexed multi-FPGA routing architectures","display_name":"Experimental evaluation and comparison of time-multiplexed multi-FPGA routing architectures","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2593282265","doi":"https://doi.org/10.1109/mwscas.2016.7869975","mag":"2593282265"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2016.7869975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7869975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://scholar.uwindsor.ca/etd/7269","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024462607","display_name":"Asmeen Kashif","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Asmeen Kashif","raw_affiliation_strings":["Research Centre for Integrated Microsystems (RCIM), University of Windsor, Windsor, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Research Centre for Integrated Microsystems (RCIM), University of Windsor, Windsor, Ontario, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074437075","display_name":"Mohammed Khalid","orcid":"https://orcid.org/0000-0003-3903-8789"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohammed A. S. Khalid","raw_affiliation_strings":["Research Centre for Integrated Microsystems (RCIM), University of Windsor, Windsor, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Research Centre for Integrated Microsystems (RCIM), University of Windsor, Windsor, Ontario, Canada","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5024462607"],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.17468715,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"16","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8178811073303223},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.695830762386322},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.6622644662857056},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6258970499038696},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.589634895324707},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4757421016693115},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47491416335105896},{"id":"https://openalex.org/keywords/time-division-multiplexing","display_name":"Time-division multiplexing","score":0.4693544805049896},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4638177752494812},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43836110830307007},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3967435956001282},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34868544340133667},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20414486527442932},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19255581498146057},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09645015001296997}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8178811073303223},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.695830762386322},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.6622644662857056},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6258970499038696},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.589634895324707},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4757421016693115},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47491416335105896},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.4693544805049896},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4638177752494812},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43836110830307007},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3967435956001282},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34868544340133667},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20414486527442932},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19255581498146057},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09645015001296997},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mwscas.2016.7869975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7869975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:scholar.uwindsor.ca:etd-8271","is_oa":true,"landing_page_url":"https://scholar.uwindsor.ca/etd/7269","pdf_url":null,"source":{"id":"https://openalex.org/S4306402218","display_name":"Scholarship at UWindsor (University of Windsor)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I74413500","host_organization_name":"University of Windsor","host_organization_lineage":["https://openalex.org/I74413500"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electronic Theses and Dissertations","raw_type":"info:eu-repo/semantics/doctoralThesis"}],"best_oa_location":{"id":"pmh:oai:scholar.uwindsor.ca:etd-8271","is_oa":true,"landing_page_url":"https://scholar.uwindsor.ca/etd/7269","pdf_url":null,"source":{"id":"https://openalex.org/S4306402218","display_name":"Scholarship at UWindsor (University of Windsor)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I74413500","host_organization_name":"University of Windsor","host_organization_lineage":["https://openalex.org/I74413500"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electronic Theses and Dissertations","raw_type":"info:eu-repo/semantics/doctoralThesis"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W170175480","https://openalex.org/W1162693923","https://openalex.org/W1505521149","https://openalex.org/W1532123883","https://openalex.org/W1549202868","https://openalex.org/W1555317604","https://openalex.org/W1574443301","https://openalex.org/W1588280643","https://openalex.org/W1967651067","https://openalex.org/W1979547397","https://openalex.org/W2008781517","https://openalex.org/W2032699516","https://openalex.org/W2037093958","https://openalex.org/W2037178954","https://openalex.org/W2069193082","https://openalex.org/W2101037299","https://openalex.org/W2104097364","https://openalex.org/W2109560035","https://openalex.org/W2109786727","https://openalex.org/W2116433835","https://openalex.org/W2141600480","https://openalex.org/W2144037860","https://openalex.org/W2148658001","https://openalex.org/W2150405043","https://openalex.org/W2151934831","https://openalex.org/W2154815337","https://openalex.org/W2158087462","https://openalex.org/W2160776998","https://openalex.org/W2317930778","https://openalex.org/W2536888641","https://openalex.org/W6634277087"],"related_works":["https://openalex.org/W431360389","https://openalex.org/W4318684556","https://openalex.org/W1998182654","https://openalex.org/W2258948885","https://openalex.org/W181065026","https://openalex.org/W2187051616","https://openalex.org/W2111804337","https://openalex.org/W4226230195","https://openalex.org/W1989617274","https://openalex.org/W1994274441"],"abstract_inverted_index":{"Multi-FPGA":[0],"systems":[1],"(MFS)":[2],"are":[3],"indispensable":[4],"for":[5,12,176,190],"emulating":[6],"multi-million":[7],"gates":[8],"integrated":[9],"circuits":[10,124],"(ICs)":[11],"the":[13,29,32,36,46,56,63,91,103,144,156,177],"purpose":[14],"of":[15,27,38,58,96,180],"functional":[16],"design":[17],"verification":[18],"before":[19],"IC":[20],"fabrication.":[21],"However,":[22,137,183],"with":[23,139],"every":[24],"new":[25],"generation":[26],"FPGAs,":[28],"ratio":[30,189],"between":[31],"logic":[33,132,142],"capacity":[34],"and":[35,40,94,115],"number":[37,57],"inputs":[39],"outputs":[41],"is":[42,69,120,134,148],"also":[43,85],"increasing.":[44],"Consequently,":[45],"limited":[47],"FPGA":[48,131],"input/output":[49],"(I/O)":[50],"pins":[51],"impose":[52],"a":[53,87],"constraint":[54],"when":[55,117],"inter-FPGA":[59,64],"nets":[60,75],"greatly":[61],"exceeds":[62],"physical":[65],"tracks.":[66],"This":[67],"problem":[68],"addressed":[70],"by":[71],"serializing":[72],"multiple":[73],"cut":[74],"using":[76],"time":[77,118,162],"multiplexing":[78,119],"technique.":[79],"Besides":[80],"I/O":[81,146,158],"resources,":[82],"routing":[83,109],"architecture":[84],"exercises":[86],"strong":[88],"effect":[89],"on":[90],"cost,":[92],"speed":[93],"routability":[95],"MFS.":[97],"In":[98],"this":[99],"paper,":[100],"we":[101],"compare":[102],"achieved":[104],"system":[105],"performance":[106,171],"in":[107],"two":[108],"architectures:":[110],"Completely":[111],"Connected":[112],"Graph":[113],"(CCG)":[114],"Torus,":[116],"employed.":[121],"Six":[122],"benchmark":[123],"have":[125],"been":[126],"partitioned":[127],"such":[128,140],"that":[129,167],"per":[130],"utilization":[133],"upto":[135],"60%.":[136],"even":[138],"reasonable":[141],"consumption,":[143],"required":[145],"usage":[147],"observed":[149],"to":[150,174],"be":[151],"5-11":[152],"times":[153],"more":[154],"than":[155],"available":[157],"pins,":[159],"thus":[160],"employing":[161],"multiplexing.":[163],"Experimental":[164],"results":[165],"show":[166],"CCG":[168],"achieves":[169],"higher":[170,191],"as":[172],"compared":[173],"Torus":[175,184],"given":[178],"range":[179],"TDM":[181,192],"ratios.":[182,193],"can":[185],"provide":[186],"better":[187],"cost/performance":[188]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}