{"id":"https://openalex.org/W2593359521","doi":"https://doi.org/10.1109/mwscas.2016.7869946","title":"Wave digital emulation of a double barrier memristive device","display_name":"Wave digital emulation of a double barrier memristive device","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2593359521","doi":"https://doi.org/10.1109/mwscas.2016.7869946","mag":"2593359521"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2016.7869946","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7869946","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058238606","display_name":"Karlheinz Ochs","orcid":"https://orcid.org/0000-0002-1484-6125"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Karlheinz Ochs","raw_affiliation_strings":["Ruhr-University Bochum, Institute for Digital Communication Systems, Bochum, Germany"],"affiliations":[{"raw_affiliation_string":"Ruhr-University Bochum, Institute for Digital Communication Systems, Bochum, Germany","institution_ids":["https://openalex.org/I904495901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053157372","display_name":"Enver Solan","orcid":"https://orcid.org/0000-0003-0247-5651"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Enver Solan","raw_affiliation_strings":["Ruhr-University Bochum, Institute for Digital Communication Systems, Bochum, Germany"],"affiliations":[{"raw_affiliation_string":"Ruhr-University Bochum, Institute for Digital Communication Systems, Bochum, Germany","institution_ids":["https://openalex.org/I904495901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016360180","display_name":"Sven Dirkmann","orcid":"https://orcid.org/0000-0002-5327-6225"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sven Dirkmann","raw_affiliation_strings":["Ruhr-University Bochum, Institute of Theoretical Electrical Engineering, Bochum, Germany"],"affiliations":[{"raw_affiliation_string":"Ruhr-University Bochum, Institute of Theoretical Electrical Engineering, Bochum, Germany","institution_ids":["https://openalex.org/I904495901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043185650","display_name":"Thomas Mussenbrock","orcid":"https://orcid.org/0000-0001-6445-4990"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thomas Mussenbrock","raw_affiliation_strings":["Ruhr-University Bochum, Institute of Theoretical Electrical Engineering, Bochum, Germany"],"affiliations":[{"raw_affiliation_string":"Ruhr-University Bochum, Institute of Theoretical Electrical Engineering, Bochum, Germany","institution_ids":["https://openalex.org/I904495901"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5058238606"],"corresponding_institution_ids":["https://openalex.org/I904495901"],"apc_list":null,"apc_paid":null,"fwci":2.0214,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.88203384,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"18","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9688025116920471},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.9006338119506836},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8787021040916443},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6794075965881348},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5634928941726685},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.5570985674858093},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5331639051437378},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5328562259674072},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5104604959487915},{"id":"https://openalex.org/keywords/passivity","display_name":"Passivity","score":0.46450185775756836},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45158204436302185},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.43697068095207214},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4276544153690338},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38027745485305786},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3187835216522217},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.2343190610408783},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17813676595687866},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11432379484176636},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.11377578973770142},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1017412543296814}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9688025116920471},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.9006338119506836},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8787021040916443},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6794075965881348},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5634928941726685},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5570985674858093},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5331639051437378},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5328562259674072},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5104604959487915},{"id":"https://openalex.org/C2778809601","wikidata":"https://www.wikidata.org/wiki/Q1045736","display_name":"Passivity","level":2,"score":0.46450185775756836},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45158204436302185},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.43697068095207214},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4276544153690338},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38027745485305786},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3187835216522217},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.2343190610408783},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17813676595687866},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11432379484176636},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.11377578973770142},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1017412543296814},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2016.7869946","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7869946","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1439015800","https://openalex.org/W1972580129","https://openalex.org/W1999589880","https://openalex.org/W2038593198","https://openalex.org/W2045009304","https://openalex.org/W2052609825","https://openalex.org/W2057156647","https://openalex.org/W2106343578","https://openalex.org/W2116028483","https://openalex.org/W2141071915","https://openalex.org/W2145694954","https://openalex.org/W2162651880","https://openalex.org/W2603064927","https://openalex.org/W2996647580","https://openalex.org/W6660495146","https://openalex.org/W6736339276","https://openalex.org/W6772653018"],"related_works":["https://openalex.org/W4292697011","https://openalex.org/W2909534142","https://openalex.org/W2086672837","https://openalex.org/W4367187682","https://openalex.org/W1940420793","https://openalex.org/W3215957123","https://openalex.org/W3212508523","https://openalex.org/W3207218810","https://openalex.org/W1995352804","https://openalex.org/W1872623660"],"abstract_inverted_index":{"A":[0],"memristor":[1,80],"is":[2,9,18,38,83],"a":[3,11,64,77],"novel":[4],"elementary":[5],"passive":[6,85],"device":[7,17],"which":[8,41,82],"essentially":[10],"resistor":[12],"with":[13,47,99],"memory.":[14],"This":[15,52],"new":[16],"capable":[19],"of":[20,36,45,58],"different":[21],"technical":[22],"applications":[23],"like":[24,86],"non-volatile":[25],"memory,":[26],"reconfigurable":[27],"logic,":[28],"and":[29,56],"neuromorphic":[30,96],"computation.":[31],"Unfortunately,":[32],"the":[33,43],"commercial":[34],"use":[35],"memristors":[37],"not":[39],"common,":[40],"complicates":[42],"fabrication":[44],"devices":[46],"an":[48,54],"arbitrarily":[49],"desired":[50],"functionality.":[51],"makes":[53],"investigation":[55],"development":[57],"real":[59],"memristive":[60],"circuits":[61,98],"dedicated":[62],"to":[63,71,91],"specific":[65],"utilization":[66],"very":[67],"cumbersome.":[68],"In":[69],"order":[70],"circumvent":[72],"these":[73],"problems,":[74],"we":[75],"propose":[76],"wave":[78],"digital":[79],"emulator,":[81],"inherently":[84],"its":[87,92],"analog":[88],"counterpart.":[89],"Due":[90],"passivity":[93],"even":[94],"stable":[95],"computation":[97],"unpredictable":[100],"interconnection":[101],"structure":[102],"can":[103],"reliably":[104],"be":[105],"emulated.":[106]},"counts_by_year":[{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}