{"id":"https://openalex.org/W1659899794","doi":"https://doi.org/10.1109/mwscas.2015.7282195","title":"Design of an MTJ-based nonvolatile lookup table circuit using an energy-efficient single-ended logic-in-memory structure","display_name":"Design of an MTJ-based nonvolatile lookup table circuit using an energy-efficient single-ended logic-in-memory structure","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W1659899794","doi":"https://doi.org/10.1109/mwscas.2015.7282195","mag":"1659899794"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2015.7282195","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2015.7282195","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005147311","display_name":"Daisuke Suzuki","orcid":"https://orcid.org/0000-0002-8329-5734"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]},{"id":"https://openalex.org/I4210125833","display_name":"Spintronics Research Network of Japan","ror":"https://ror.org/03bbyax37","country_code":"JP","type":"facility","lineage":["https://openalex.org/I201537933","https://openalex.org/I203951103","https://openalex.org/I4210125833","https://openalex.org/I74801974","https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Daisuke Suzuki","raw_affiliation_strings":["Center for Spintronics Integrated Systems, Tohoku University, Sendai, Japan","Frontier Research Institute for Interdisciplinary Sciences, Tohoku University, Sendai, 980-8578, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Spintronics Integrated Systems, Tohoku University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933","https://openalex.org/I4210125833"]},{"raw_affiliation_string":"Frontier Research Institute for Interdisciplinary Sciences, Tohoku University, Sendai, 980-8578, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062434040","display_name":"Takahiro Hanyu","orcid":"https://orcid.org/0000-0002-4397-8290"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro Hanyu","raw_affiliation_strings":["Research Institute of Electrical Communication, Tohoku University, Sendai, Japan","Research Institute of Electrical Communication, Tohoku Univ., Sendai, 980-8577 Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]},{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku Univ., Sendai, 980-8577 Japan","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8881564140319824},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8048651218414307},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6274909973144531},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5505636930465698},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5420807600021362},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5177223086357117},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4983987808227539},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.48416048288345337},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.4717565178871155},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4629337191581726},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.4598707854747772},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4535667300224304},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.4140746593475342},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.33755192160606384},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24837017059326172},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23829442262649536},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1791386902332306},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1166653037071228},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.09335899353027344}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8881564140319824},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8048651218414307},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6274909973144531},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5505636930465698},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5420807600021362},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5177223086357117},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4983987808227539},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.48416048288345337},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.4717565178871155},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4629337191581726},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.4598707854747772},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4535667300224304},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.4140746593475342},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.33755192160606384},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24837017059326172},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23829442262649536},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1791386902332306},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1166653037071228},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.09335899353027344},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2015.7282195","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2015.7282195","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1891912133","https://openalex.org/W1970809418","https://openalex.org/W1977773606","https://openalex.org/W1994172189","https://openalex.org/W2026275320","https://openalex.org/W2047540651","https://openalex.org/W2048344562","https://openalex.org/W2076613578","https://openalex.org/W2076872062","https://openalex.org/W2089356732","https://openalex.org/W2094797776","https://openalex.org/W2096445739","https://openalex.org/W2109640656","https://openalex.org/W2110276925","https://openalex.org/W2139052244"],"related_works":["https://openalex.org/W2169842719","https://openalex.org/W2965791759","https://openalex.org/W2580743037","https://openalex.org/W2554253794","https://openalex.org/W2894573466","https://openalex.org/W1997869119","https://openalex.org/W2988242922","https://openalex.org/W3080459857","https://openalex.org/W2184476805","https://openalex.org/W2781908959"],"abstract_inverted_index":{"A":[0],"6-input":[1,130],"nonvolatile":[2],"lookup":[3],"table":[4],"(LUT)":[5],"circuit":[6,38,132],"is":[7,85,120,133],"proposed":[8,89,129],"using":[9],"an":[10],"energy-efficient":[11],"single-ended":[12,31,144],"logic-in-memory":[13],"(LIM)":[14],"structure":[15,33],"in":[16,48,87,137],"conjunction":[17],"with":[18,139],"a":[19,29,40,53,62,72,147],"magnetic":[20],"tunnel":[21],"junction":[22],"(MTJ)":[23],"device.":[24],"While":[25],"the":[26,35,45,49,70,82,88,95,112,124,128,142],"use":[27,93],"of":[28,56,94,127,141],"conventional":[30,143],"LIM":[32],"makes":[34,77,100],"multi-input":[36],"LUT":[37,90,131],"compact,":[39],"long":[41],"delay":[42],"due":[43,60],"to":[44,61,80,103],"small":[46],"difference":[47],"MTJ":[50],"resistance":[51],"and":[52],"large":[54],"amount":[55],"dynamic":[57,105],"power":[58,106],"consumption":[59,107],"DC":[63,113],"current":[64,114],"path":[65],"are":[66],"unavoidable.":[67],"To":[68],"overcome":[69],"problem,":[71],"PMOS":[73,96],"feedback":[74,97],"transistor":[75,98],"which":[76],"it":[78,101],"possible":[79,102],"accelerate":[81],"logic":[83,117],"operation":[84],"utilized":[86],"circuit.":[91],"The":[92],"also":[99],"reduce":[104],"by":[108,135],"automatically":[109],"cutting":[110],"off":[111],"just":[115],"after":[116],"value":[118],"`0'":[119],"read.":[121],"In":[122],"fact,":[123],"power-delay":[125],"product":[126],"reduced":[134],"66%":[136],"comparison":[138],"that":[140],"one":[145],"under":[146],"90-nm":[148],"CMOS":[149],"technology.":[150]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}