{"id":"https://openalex.org/W1616830270","doi":"https://doi.org/10.1109/mwscas.2015.7282186","title":"Runtime slack-deficit detection for a low-voltage DCT circuit","display_name":"Runtime slack-deficit detection for a low-voltage DCT circuit","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W1616830270","doi":"https://doi.org/10.1109/mwscas.2015.7282186","mag":"1616830270"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2015.7282186","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2015.7282186","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050375655","display_name":"Yaoqiang Li","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Yaoqiang Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","[Department of Electrical and Computer Engineering, University of Waterloo, Ontario, Canada]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Waterloo, Ontario, Canada]","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069007377","display_name":"Pierce Chuang","orcid":"https://orcid.org/0000-0001-5850-7048"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Pierce I-Jen Chuang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","[Department of Electrical and Computer Engineering, University of Waterloo, Ontario, Canada]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Waterloo, Ontario, Canada]","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007026340","display_name":"Andrew Kennings","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andrew Kennings","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","[Department of Electrical and Computer Engineering, University of Waterloo, Ontario, Canada]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Waterloo, Ontario, Canada]","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Manoj Sachdev","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","[Department of Electrical and Computer Engineering, University of Waterloo, Ontario, Canada]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Waterloo, Ontario, Canada]","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5050375655"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03588378,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6865338087081909},{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.6815715432167053},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6760687828063965},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.561061441898346},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.5315128564834595},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5187225937843323},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.49168163537979126},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48008233308792114},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44216057658195496},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.42384225130081177},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3941836655139923},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3883158266544342},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.382912278175354},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34855201840400696},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21581938862800598},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1873672604560852},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09714296460151672}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6865338087081909},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.6815715432167053},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6760687828063965},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.561061441898346},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.5315128564834595},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5187225937843323},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.49168163537979126},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48008233308792114},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44216057658195496},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.42384225130081177},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3941836655139923},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3883158266544342},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.382912278175354},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34855201840400696},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21581938862800598},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1873672604560852},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09714296460151672},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2015.7282186","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2015.7282186","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8199999928474426,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2015917466","https://openalex.org/W2025340565","https://openalex.org/W2045704975","https://openalex.org/W2068424960","https://openalex.org/W2076344933","https://openalex.org/W2102587899","https://openalex.org/W2111122459","https://openalex.org/W2178304595"],"related_works":["https://openalex.org/W2443567922","https://openalex.org/W1976634368","https://openalex.org/W2141691012","https://openalex.org/W2158554422","https://openalex.org/W782195220","https://openalex.org/W2070191702","https://openalex.org/W2078224011","https://openalex.org/W1991794334","https://openalex.org/W2587244181","https://openalex.org/W2405415613"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,54,94,106],"deployment":[3],"strategy":[4,33],"for":[5],"Error":[6],"(slackdeficit)":[7],"Detection":[8],"Sequential":[9],"(EDS)":[10],"circuits":[11,52],"to":[12,36,61,68,119],"monitor":[13],"non-critical":[14],"paths":[15],"of":[16,56],"application":[17],"systems":[18],"at":[19,89],"the":[20,79,90],"clock":[21],"falling":[22],"edges,":[23],"requiring":[24],"neither":[25],"buffer":[26],"insertions":[27],"nor":[28],"extra":[29],"clocks.":[30],"The":[31],"proposed":[32],"is":[34,59],"applied":[35],"an":[37],"FPGA-based":[38],"Discrete":[39],"Cosine":[40],"Transform":[41],"(DCT)":[42],"unit":[43],"together":[44],"with":[45],"EDS":[46],"and":[47,63,72,76,87,104,111],"Dynamic":[48],"Voltage":[49],"Scaling":[50],"(DVS)":[51],"as":[53,93],"proof":[55],"concept.":[57],"It":[58],"able":[60],"speculatively":[62],"accurately":[64],"detect":[65],"slack-deficits":[66],"due":[67],"dynamic":[69],"process,":[70],"voltage":[71],"temperature":[73],"(PVT)":[74],"variations":[75],"correspondingly":[77],"adjust":[78],"supply":[80],"voltage.":[81],"When":[82],"processing":[83],"realistic":[84],"input":[85],"data":[86],"operating":[88],"same":[91],"frequency":[92,114],"highly-optimized":[95],"baseline":[96],"DCT":[97],"implementation,":[98],"our":[99],"design":[100],"produces":[101],"equivalent":[102],"outputs":[103],"incurs":[105],"0.3%":[107],"logic":[108],"element":[109],"overhead":[110],"3.5%":[112],"maximum":[113],"degradation,":[115],"but":[116],"saves":[117],"up":[118],"16.5%":[120],"energy.":[121]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}