{"id":"https://openalex.org/W1639750238","doi":"https://doi.org/10.1109/mwscas.2015.7282047","title":"A new scalable fault tolerant routing algorithm for networks-on-chip","display_name":"A new scalable fault tolerant routing algorithm for networks-on-chip","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W1639750238","doi":"https://doi.org/10.1109/mwscas.2015.7282047","mag":"1639750238"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2015.7282047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2015.7282047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046385722","display_name":"Hamed S. Kia","orcid":null},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hamed Sajjadi Kia","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA","Department of Electrical and Computer Engineering, North Dakota State University, Fargo 58102, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA","institution_ids":["https://openalex.org/I57328836"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo 58102, USA","institution_ids":["https://openalex.org/I57328836"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086561910","display_name":"Cristinel Ababei","orcid":"https://orcid.org/0000-0002-7609-5304"},"institutions":[{"id":"https://openalex.org/I102461120","display_name":"Marquette University","ror":"https://ror.org/04gr4te78","country_code":"US","type":"education","lineage":["https://openalex.org/I102461120"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cristinel Ababei","raw_affiliation_strings":["Electrical and Computer Engineering, Marquette University, Milwaukee, WI, USA","Electrical and Computer Engineering, Marquette University, Milwaukee, WI, 53233, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Marquette University, Milwaukee, WI, USA","institution_ids":["https://openalex.org/I102461120"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Marquette University, Milwaukee, WI, 53233, USA","institution_ids":["https://openalex.org/I102461120"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033170576","display_name":"Sudarshan K. Srinivasan","orcid":"https://orcid.org/0000-0001-7040-384X"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudarshan Srinivasan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA","Department of Electrical and Computer Engineering, North Dakota State University, Fargo 58102, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA","institution_ids":["https://openalex.org/I57328836"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo 58102, USA","institution_ids":["https://openalex.org/I57328836"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112987860","display_name":"Shaista Jabeen","orcid":"https://orcid.org/0000-0001-5001-1494"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shaista Jabeen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA","Department of Electrical and Computer Engineering, North Dakota State University, Fargo 58102, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA","institution_ids":["https://openalex.org/I57328836"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo 58102, USA","institution_ids":["https://openalex.org/I57328836"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.04648878,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9873999953269958,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9843000173568726,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7766861319541931},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6650278568267822},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.613699197769165},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.6035560369491577},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.601238489151001},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5645760893821716},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.5585489869117737},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.535874605178833},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5159850716590881},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4996013641357422},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4980454444885254},{"id":"https://openalex.org/keywords/routing-algorithm","display_name":"Routing algorithm","score":0.4858355224132538},{"id":"https://openalex.org/keywords/link-state-routing-protocol","display_name":"Link-state routing protocol","score":0.4531131982803345},{"id":"https://openalex.org/keywords/single-point-of-failure","display_name":"Single point of failure","score":0.43066078424453735},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3633536696434021},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3045167326927185},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.23924708366394043},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1817680299282074}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7766861319541931},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6650278568267822},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.613699197769165},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.6035560369491577},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.601238489151001},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5645760893821716},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.5585489869117737},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.535874605178833},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5159850716590881},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4996013641357422},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4980454444885254},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.4858355224132538},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.4531131982803345},{"id":"https://openalex.org/C165136773","wikidata":"https://www.wikidata.org/wiki/Q1363179","display_name":"Single point of failure","level":2,"score":0.43066078424453735},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3633536696434021},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3045167326927185},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.23924708366394043},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1817680299282074},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/mwscas.2015.7282047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2015.7282047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:epublications.marquette.edu:electric_fac-1174","is_oa":false,"landing_page_url":"https://epublications.marquette.edu/context/electric_fac/article/1174/viewcontent/ababei_8536.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306401682","display_name":"e-Publications@Marquette (Marquette University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102461120","host_organization_name":"Marquette University","host_organization_lineage":["https://openalex.org/I102461120"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical and Computer Engineering Faculty Research and Publications","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.709.2983","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.709.2983","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dejazzer.com/doc/2015_mwscas_colorado.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1977362291","https://openalex.org/W2064100373","https://openalex.org/W2067601010","https://openalex.org/W2098151589","https://openalex.org/W2126353164","https://openalex.org/W2126432959","https://openalex.org/W2129233376","https://openalex.org/W2134049183","https://openalex.org/W2144709243","https://openalex.org/W2151039403","https://openalex.org/W2155452732","https://openalex.org/W2161755212","https://openalex.org/W2171595125","https://openalex.org/W2424427247","https://openalex.org/W3150832729","https://openalex.org/W4234308027","https://openalex.org/W4236129841","https://openalex.org/W6818116350"],"related_works":["https://openalex.org/W1761969858","https://openalex.org/W2371211312","https://openalex.org/W2721012825","https://openalex.org/W2362880943","https://openalex.org/W2167988973","https://openalex.org/W3213020908","https://openalex.org/W2038667932","https://openalex.org/W1522766488","https://openalex.org/W4318250218","https://openalex.org/W2094463060"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"propose":[4],"a":[5,42],"distributed":[6],"routing":[7,23],"algorithm":[8],"for":[9],"networks-on-chip":[10],"(NoCs)":[11],"that":[12,39],"can":[13],"dynamically":[14],"detect":[15],"permanent":[16],"failures":[17],"in":[18,49,70],"NoC":[19,64],"links":[20],"and":[21,52,60,68],"recalculate":[22],"paths":[24],"using":[25],"healthy":[26],"links.":[27],"What":[28],"sets":[29],"the":[30,35,47,57,74,78],"proposed":[31,79],"methodology":[32],"apart":[33],"from":[34],"previous":[36],"works":[37],"is":[38,66],"it":[40],"provides":[41],"better":[43],"tradeoff":[44],"point":[45],"between":[46],"improvement":[48],"fault":[50],"tolerance":[51],"performance":[53],"penalty":[54],"due":[55],"to":[56,72],"required":[58],"redundancy":[59],"extra":[61],"logic.":[62],"An":[63],"prototype":[65],"implemented":[67],"simulated":[69],"Verilog-HDL":[71],"show":[73],"correct":[75],"operation":[76],"of":[77],"adaptive":[80],"routing.":[81]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}