{"id":"https://openalex.org/W1664461099","doi":"https://doi.org/10.1109/mwscas.2015.7282041","title":"Design and implementation of area efficient multi-ported memories with write conflict resolution","display_name":"Design and implementation of area efficient multi-ported memories with write conflict resolution","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W1664461099","doi":"https://doi.org/10.1109/mwscas.2015.7282041","mag":"1664461099"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2015.7282041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2015.7282041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068721737","display_name":"Akshata Anil Muddebihal","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Akshata Anil Muddebihal","raw_affiliation_strings":["Dept. of Electrical Engineering & Computing Systems, University of Cincinnati, Cincinnati, OH, USA","Dept. of Electrical Engineering & Computing Systems, University of Cincinnati, OH USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering & Computing Systems, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"Dept. of Electrical Engineering & Computing Systems, University of Cincinnati, OH USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110492453","display_name":"Carla Purdy","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carla Purdy","raw_affiliation_strings":["Dept. of Electrical Engineering & Computing Systems, University of Cincinnati, Cincinnati, OH, USA","Dept. of Electrical Engineering & Computing Systems, University of Cincinnati, OH USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering & Computing Systems, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"Dept. of Electrical Engineering & Computing Systems, University of Cincinnati, OH USA","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63135867"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.05080109,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8208048343658447},{"id":"https://openalex.org/keywords/construct","display_name":"Construct (python library)","score":0.7263073325157166},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.71803879737854},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.572640597820282},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4626089036464691},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4193437397480011},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19938960671424866},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14829090237617493}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8208048343658447},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.7263073325157166},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.71803879737854},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.572640597820282},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4626089036464691},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4193437397480011},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19938960671424866},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14829090237617493},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2015.7282041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2015.7282041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1482836228","https://openalex.org/W2024080903","https://openalex.org/W2027069801","https://openalex.org/W2049209327","https://openalex.org/W2089363288","https://openalex.org/W2093994565","https://openalex.org/W2094224213","https://openalex.org/W2123784708","https://openalex.org/W2291809539","https://openalex.org/W4245021564","https://openalex.org/W6673006336","https://openalex.org/W6696202479"],"related_works":["https://openalex.org/W2356602486","https://openalex.org/W2351992668","https://openalex.org/W2324828474","https://openalex.org/W2374315191","https://openalex.org/W2391207559","https://openalex.org/W2384715785","https://openalex.org/W2349624418","https://openalex.org/W2064459023","https://openalex.org/W2384611437","https://openalex.org/W2029210135"],"abstract_inverted_index":{"Multiported":[0],"memories":[1,47],"(MPMs)":[2],"are":[3,21,81],"essential":[4],"building":[5],"blocks":[6,35],"for":[7,25,146],"increasing":[8],"issue":[9],"width":[10],"in":[11],"today's":[12],"superscalar":[13],"processors":[14],"and":[15,39,92,112,140,150],"enabling":[16,75],"instruction":[17],"level":[18],"parallelism.":[19],"FPGAs":[20],"an":[22,64,97,118],"attractive":[23],"platform":[24],"realizing":[26],"MPMs,":[27],"as":[28],"they":[29],"contain":[30],"dual":[31],"ported":[32],"embedded":[33],"memory":[34,107],"of":[36,67,87,131],"fixed":[37],"number":[38,66],"size":[40],"which":[41,80],"can":[42],"be":[43],"used":[44,59],"to":[45,60,73,77,85,117,134],"construct":[46,61,78],"with":[48,63,83],"more":[49],"ports.":[50,68],"The":[51],"Live":[52],"Value":[53],"Table":[54],"(LVT)":[55],"technique":[56],"has":[57],"been":[58],"MPMs":[62,79],"arbitrary":[65],"Here":[69],"we":[70,99,141],"describe":[71],"modifications":[72],"LVT":[74,124],"us":[76],"superior":[82],"respect":[84],"area":[86],"both":[88],"block":[89],"RAMS":[90],"(BRAMs)":[91],"logic":[93],"elements":[94],"(LEs).":[95],"As":[96],"example,":[98],"build":[100],"a":[101,143],"32-bit":[102],"wide,":[103],"256-bit":[104],"deep":[105],"4W/8R":[106],"containing":[108],"43%":[109],"fewer":[110,114],"LEs":[111],"75%":[113],"BRAMS,":[115],"compared":[116],"MPM":[119],"based":[120],"on":[121,138],"the":[122,129],"original":[123],"techniques.":[125],"We":[126],"also":[127],"study":[128],"effect":[130],"write":[132,147],"port":[133,136],"read":[135],"ratios":[137],"performance":[139],"propose":[142],"hardware":[144],"mechanism":[145],"conflict":[148],"detection":[149],"resolution.":[151]},"counts_by_year":[{"year":2022,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}