{"id":"https://openalex.org/W2334802124","doi":"https://doi.org/10.1109/mwscas.2014.6908605","title":"On-chip intelligence: A pathway to self-testable, tunable, and trusted analog/RF ICs","display_name":"On-chip intelligence: A pathway to self-testable, tunable, and trusted analog/RF ICs","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2334802124","doi":"https://doi.org/10.1109/mwscas.2014.6908605","mag":"2334802124"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2014.6908605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063125929","display_name":"Dzmitry Maliuk","orcid":null},"institutions":[{"id":"https://openalex.org/I32971472","display_name":"Yale University","ror":"https://ror.org/03v76x132","country_code":"US","type":"education","lineage":["https://openalex.org/I32971472"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Dzmitry Maliuk","raw_affiliation_strings":["Electrical Engineering Department, Yale University, New Haven, CT"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Yale University, New Haven, CT","institution_ids":["https://openalex.org/I32971472"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078818440","display_name":"Yiorgos Makris","orcid":"https://orcid.org/0000-0002-4322-0068"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiorgos Makris","raw_affiliation_strings":["Electrical Engineering Department, The University of Texas at Dallas, Richardson, TX"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, The University of Texas at Dallas, Richardson, TX","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5063125929"],"corresponding_institution_ids":["https://openalex.org/I32971472"],"apc_list":null,"apc_paid":null,"fwci":0.18498087,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.63781428,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"1077","last_page":"1080"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7316012382507324},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6159114241600037},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5017638206481934},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4851289689540863},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.47715967893600464},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.45769578218460083},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4574874937534332},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4337870478630066},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.22570115327835083},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17266103625297546},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17046386003494263}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7316012382507324},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6159114241600037},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5017638206481934},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4851289689540863},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.47715967893600464},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45769578218460083},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4574874937534332},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4337870478630066},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.22570115327835083},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17266103625297546},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17046386003494263},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2014.6908605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2020497502","https://openalex.org/W2061180981","https://openalex.org/W2072212350","https://openalex.org/W2077496761","https://openalex.org/W2105938985","https://openalex.org/W2109779438","https://openalex.org/W2115098810","https://openalex.org/W2123394857","https://openalex.org/W2129690060","https://openalex.org/W2147018104","https://openalex.org/W2148851402","https://openalex.org/W2149992244","https://openalex.org/W2151607706","https://openalex.org/W3144316864","https://openalex.org/W6675548740","https://openalex.org/W6676553272"],"related_works":["https://openalex.org/W4400235630","https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W3142211975","https://openalex.org/W2136854845","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2130914040","https://openalex.org/W2119122672","https://openalex.org/W4292904049"],"abstract_inverted_index":{"This":[0],"paper":[1],"discusses":[2],"the":[3,134],"design":[4],"of":[5,42,65,69,107],"an":[6,121],"experimentation":[7],"platform":[8],"intended":[9],"for":[10,15,92,104],"prototyping":[11],"low-cost":[12],"neural":[13,46,123],"networks":[14],"on-chip":[16],"integration,":[17],"towards":[18],"supporting":[19],"built-in":[20],"self-test,":[21],"post-production":[22],"self-calibration,":[23],"and":[24,39,56,71,76,99,120,128],"trust":[25],"evaluation":[26],"capabilities.":[27],"Particular":[28],"emphasis":[29],"is":[30],"given":[31],"to":[32,45],"cost-efficient":[33],"implementation":[34],"reflected":[35],"in":[36],"stringent":[37],"area":[38],"power":[40,79],"constraints":[41],"circuits":[43,83],"dedicated":[44],"networks,":[47],"which,":[48],"however,":[49],"should":[50],"not":[51],"compromise":[52],"their":[53,60],"learning":[54,115,129],"ability":[55,130],"correct":[57],"functionality":[58],"throughout":[59],"lifecycle.":[61],"Our":[62],"chip":[63,111],"consists":[64],"a":[66,89,101,117],"reconfigurable":[67],"array":[68],"synapses":[70],"neurons":[72],"operating":[73],"below":[74],"threshold":[75],"featuring":[77],"sub-\u03bcW":[78],"consumption.":[80],"The":[81,110,125],"synapse":[82],"employ":[84],"dual-mode":[85],"weight":[86,95],"storage:":[87],"(1)":[88],"dynamic":[90],"mode,":[91,103],"fast":[93],"bidirectional":[94],"updates":[96],"during":[97],"training":[98],"(2)":[100],"non-volatile":[102],"permanent":[105],"storage":[106],"learned":[108],"functionality.":[109],"architecture":[112],"supports":[113],"two":[114],"models:":[116],"multilayer":[118],"perceptron":[119],"ontogenic":[122],"network.":[124],"system":[126],"performance":[127],"are":[131],"evaluated":[132],"on":[133],"XOR2":[135],"benchmark.":[136]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}