{"id":"https://openalex.org/W2331454827","doi":"https://doi.org/10.1109/mwscas.2014.6908604","title":"On-chip sensor selection for effective speed-binning","display_name":"On-chip sensor selection for effective speed-binning","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2331454827","doi":"https://doi.org/10.1109/mwscas.2014.6908604","mag":"2331454827"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2014.6908604","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908604","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035066057","display_name":"Qihang Shi","orcid":"https://orcid.org/0000-0003-2662-7808"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qihang Shi","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Connecticut","[Department of Electrical and Computer Engineering, University of Connecticut, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Connecticut","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Connecticut, USA]","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113697198","display_name":"Mohammad Tehranipoor","orcid":null},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammad Tehranipoor","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Connecticut","[Department of Electrical and Computer Engineering, University of Connecticut, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Connecticut","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Connecticut, USA]","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100355062","display_name":"Xiaoxiao Wang","orcid":"https://orcid.org/0000-0002-5840-5348"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xiaoxiao Wang","raw_affiliation_strings":["Freescale Semiconductors","Freescale Semiconductors, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductors","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductors, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084205383","display_name":"LeRoy Winemberg","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"LeRoy Winemberg","raw_affiliation_strings":["Freescale Semiconductors","Freescale Semiconductors, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductors","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductors, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8061,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.6982855,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1073","last_page":"1076"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7250452041625977},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6440877914428711},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.5952448844909668},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5820400714874268},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5336424112319946},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4125065803527832},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.38017046451568604},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34125804901123047},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3242897391319275},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14950162172317505},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14439478516578674},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1043233871459961},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.10151320695877075}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7250452041625977},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6440877914428711},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.5952448844909668},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5820400714874268},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5336424112319946},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4125065803527832},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.38017046451568604},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34125804901123047},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3242897391319275},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14950162172317505},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14439478516578674},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1043233871459961},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.10151320695877075},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2014.6908604","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908604","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1541501294","https://openalex.org/W1966986741","https://openalex.org/W2010430894","https://openalex.org/W2024366987","https://openalex.org/W2066097397","https://openalex.org/W2097571405","https://openalex.org/W2121960901","https://openalex.org/W2123465516","https://openalex.org/W2146948228","https://openalex.org/W2149602237","https://openalex.org/W2167253897","https://openalex.org/W3150786143","https://openalex.org/W4239510810","https://openalex.org/W4249020130"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2027972911","https://openalex.org/W2157978810","https://openalex.org/W2597809628","https://openalex.org/W3046370962"],"abstract_inverted_index":{"Advance":[0],"in":[1,66],"technology":[2],"nodes":[3],"of":[4,96],"IC":[5],"fabrication":[6],"has":[7,29],"introduced":[8],"increased":[9],"variation.":[10],"This":[11,38],"presents":[12],"new":[13],"challenges":[14],"for":[15,45],"delay":[16,26,64],"testing.":[17],"To":[18],"address":[19],"this":[20,53],"challenge,":[21],"speed-binning":[22,36,83],"based":[23,55],"on":[24,56],"on-chip":[25,63],"sensor":[27,79],"measurements":[28],"been":[30],"proposed":[31],"as":[32],"alternative":[33],"to":[34,49],"current":[35],"methods.":[37],"practice":[39],"requires":[40],"advanced":[41],"data":[42,60],"analysis":[43],"techniques":[44],"the":[46],"binning":[47],"result":[48,91],"be":[50],"accurate.":[51],"In":[52],"paper,":[54],"experiments":[57],"with":[58],"silicon":[59],"collected":[61],"from":[62],"sensors":[65],"a":[67,71],"commercial":[68],"design":[69],"using":[70],"sub-65":[72],"nm":[73],"process,":[74],"we":[75],"demonstrate":[76],"that":[77],"optimizing":[78],"selection":[80],"can":[81],"benefit":[82],"accuracy.":[84],"An":[85],"optimization":[86],"algorithm":[87],"is":[88,94],"presented,":[89],"and":[90],"showed":[92],"it":[93],"capable":[95],"improving":[97],"accuracy":[98],"beyond":[99],"93%.":[100]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}