{"id":"https://openalex.org/W2316302866","doi":"https://doi.org/10.1109/mwscas.2014.6908590","title":"LEMA: A tool for the formal verification of digitally-intensive analog/mixed-signal circuits","display_name":"LEMA: A tool for the formal verification of digitally-intensive analog/mixed-signal circuits","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2316302866","doi":"https://doi.org/10.1109/mwscas.2014.6908590","mag":"2316302866"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2014.6908590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112872334","display_name":"Andrew N. Fisher","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Andrew N. Fisher","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024065614","display_name":"Satish Batchu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Satish Batchu","raw_affiliation_strings":["Qualcomm, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"Qualcomm, Raleigh, NC, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104357062","display_name":"Kevin L. Jones","orcid":null},"institutions":[{"id":"https://openalex.org/I1287521167","display_name":"Lockheed Martin (United States)","ror":"https://ror.org/026er9r08","country_code":"US","type":"company","lineage":["https://openalex.org/I1287521167"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Jones","raw_affiliation_strings":["Lockheed Martin Corporation, Aberdeen, MD, USA"],"affiliations":[{"raw_affiliation_string":"Lockheed Martin Corporation, Aberdeen, MD, USA","institution_ids":["https://openalex.org/I1287521167"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063118929","display_name":"Dhanashree Kulkarni","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dhanashree Kulkarni","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024750161","display_name":"Scott Little","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott Little","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082821824","display_name":"David Walter","orcid":"https://orcid.org/0000-0001-8781-7176"},"institutions":[{"id":"https://openalex.org/I11786554","display_name":"Virginia State University","ror":"https://ror.org/04esvpn06","country_code":"US","type":"education","lineage":["https://openalex.org/I11786554"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Walter","raw_affiliation_strings":["Virginia State University, Petersburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Virginia State University, Petersburg, VA, USA","institution_ids":["https://openalex.org/I11786554"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111386695","display_name":"Chris J. Myers","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris J. Myers","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5112872334"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":0.7312,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.75066918,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1017","last_page":"1020"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7245972752571106},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.7221559286117554},{"id":"https://openalex.org/keywords/property","display_name":"Property (philosophy)","score":0.6744195222854614},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.6113762855529785},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.6001688838005066},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.547663688659668},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5422189831733704},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5200352668762207},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.44791918992996216},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4392507076263428},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.435515820980072},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.4312082529067993},{"id":"https://openalex.org/keywords/formal-proof","display_name":"Formal proof","score":0.42301735281944275},{"id":"https://openalex.org/keywords/formal-specification","display_name":"Formal specification","score":0.41239312291145325},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3528493642807007},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3017772436141968},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20284366607666016},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1571187674999237},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1162196695804596},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10094740986824036},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08808869123458862},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.07635313272476196}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7245972752571106},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.7221559286117554},{"id":"https://openalex.org/C189950617","wikidata":"https://www.wikidata.org/wiki/Q937228","display_name":"Property (philosophy)","level":2,"score":0.6744195222854614},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6113762855529785},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.6001688838005066},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.547663688659668},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5422189831733704},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5200352668762207},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.44791918992996216},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4392507076263428},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.435515820980072},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.4312082529067993},{"id":"https://openalex.org/C94461902","wikidata":"https://www.wikidata.org/wiki/Q2762418","display_name":"Formal proof","level":3,"score":0.42301735281944275},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.41239312291145325},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3528493642807007},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3017772436141968},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20284366607666016},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1571187674999237},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1162196695804596},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10094740986824036},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08808869123458862},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.07635313272476196},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C108710211","wikidata":"https://www.wikidata.org/wiki/Q11538","display_name":"Mathematical proof","level":2,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2014.6908590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1504065953","https://openalex.org/W1994364444","https://openalex.org/W2116358561","https://openalex.org/W2120352490","https://openalex.org/W2144785157","https://openalex.org/W2298557969","https://openalex.org/W3158747708"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2929969821","https://openalex.org/W2401743419","https://openalex.org/W2162314935","https://openalex.org/W1585773602","https://openalex.org/W2087184054","https://openalex.org/W2106026059","https://openalex.org/W3134595011","https://openalex.org/W2546264221","https://openalex.org/W4389476236"],"abstract_inverted_index":{"The":[0],"increasing":[1],"integration":[2],"of":[3,55,82,94],"analog/mixed-signal":[4],"(AMS)":[5],"circuits":[6],"into":[7],"system":[8],"designs":[9],"has":[10,22,30],"further":[11],"complicated":[12],"an":[13],"already":[14],"difficult":[15],"verification":[16,44,98],"problem.":[17],"Recently,":[18],"formal":[19,43,58,68],"verification,":[20],"which":[21],"been":[23],"successful":[24],"in":[25,34,71],"the":[26,35,92,95],"purely":[27],"digital":[28],"domain,":[29],"made":[31],"some":[32],"in-roads":[33],"AMS":[36,47,97],"domain.":[37],"This":[38,88],"paper":[39,89],"describes":[40,91],"one":[41,81],"such":[42],"tool":[45,99],"for":[46],"circuits,":[48],"LEMA.":[49,87],"In":[50],"particular,":[51],"LEMA":[52,96],"is":[53],"capable":[54],"generating":[56],"a":[57,67],"model":[59,78,84],"from":[60],"simulation":[61],"traces":[62],"that,":[63],"when":[64],"coupled":[65],"with":[66,80],"property":[69,74],"provided":[70],"our":[72],"new":[73],"language,":[75],"can":[76],"be":[77],"checked":[79],"three":[83],"checkers":[85],"within":[86],"briefly":[90],"capabilities":[93],"flow.":[100]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}