{"id":"https://openalex.org/W1980675944","doi":"https://doi.org/10.1109/mwscas.2014.6908581","title":"RF digital predistorter implementation using polynomial optimization","display_name":"RF digital predistorter implementation using polynomial optimization","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W1980675944","doi":"https://doi.org/10.1109/mwscas.2014.6908581","mag":"1980675944"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2014.6908581","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908581","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030533186","display_name":"Hojat Parta","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hojat Parta","raw_affiliation_strings":["Department of Computer Science, University of California, Los Angeles","Department of Computer Science, University of California Los Angeles, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Department of Computer Science, University of California Los Angeles, USA#TAB#","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004115757","display_name":"M.D. Ercegovac","orcid":"https://orcid.org/0009-0009-4359-0876"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Milos D. Ercegovac","raw_affiliation_strings":["Department of Computer Science, University of California, Los Angeles","Department of Computer Science, University of California Los Angeles, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Department of Computer Science, University of California Los Angeles, USA#TAB#","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025807083","display_name":"Sudhakar Pamarti","orcid":"https://orcid.org/0000-0003-1457-7508"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhakar Pamarti","raw_affiliation_strings":["Department of Electrical Engineering, University of California, Los Angeles","Department of Electrical Engineering University of California, Los Angeles, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Department of Electrical Engineering University of California, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"25","issue":null,"first_page":"981","last_page":"984"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5673079490661621},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5414803624153137},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5114116072654724},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4932395815849304},{"id":"https://openalex.org/keywords/polynomial","display_name":"Polynomial","score":0.47674334049224854},{"id":"https://openalex.org/keywords/algebraic-number","display_name":"Algebraic number","score":0.41218143701553345},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3657416105270386},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3557683527469635},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.25573062896728516},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1880270540714264},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13415765762329102},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10849297046661377}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5673079490661621},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5414803624153137},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5114116072654724},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4932395815849304},{"id":"https://openalex.org/C90119067","wikidata":"https://www.wikidata.org/wiki/Q43260","display_name":"Polynomial","level":2,"score":0.47674334049224854},{"id":"https://openalex.org/C9376300","wikidata":"https://www.wikidata.org/wiki/Q168817","display_name":"Algebraic number","level":2,"score":0.41218143701553345},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3657416105270386},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3557683527469635},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25573062896728516},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1880270540714264},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13415765762329102},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10849297046661377},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2014.6908581","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908581","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6200000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W583903863","https://openalex.org/W1989423571","https://openalex.org/W2085560853","https://openalex.org/W2101397645","https://openalex.org/W2102939054","https://openalex.org/W2108956554","https://openalex.org/W2134728995","https://openalex.org/W2140687654","https://openalex.org/W2146247187","https://openalex.org/W2147914016","https://openalex.org/W2171395034"],"related_works":["https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2015457513","https://openalex.org/W2300671402","https://openalex.org/W4312888585","https://openalex.org/W3212668432","https://openalex.org/W2533938775"],"abstract_inverted_index":{"The":[0,100],"research":[1],"presented":[2],"focuses":[3],"on":[4],"implementation":[5,102],"of":[6,21,37,49,70,81,88,106,113,122,140],"RF":[7],"digital":[8,39],"predistorters":[9],"using":[10,53],"polynomial":[11],"optimization":[12],"techniques.":[13],"By":[14],"representing":[15,73],"the":[16,65,79,86,95,128],"system":[17],"with":[18,64,94],"a":[19,50],"set":[20],"two":[22],"polynomials,":[23],"we":[24,45,59],"have":[25,46,60],"been":[26],"able":[27],"to":[28,127,132],"apply":[29],"algebraic":[30],"techniques":[31],"resulting":[32],"in":[33,35,92,108,115,124],"reduction":[34],"cost":[36],"implementing":[38],"predistorters.":[40],"To":[41],"test":[42],"this":[43,74],"approach":[44],"used":[47],"model":[48],"communication":[51],"channel":[52],"traveling":[54],"wave":[55],"tube":[56],"amplifier":[57],"and":[58,67,85,111,136],"compared":[61],"our":[62,141],"method":[63],"direct":[66],"buffered":[68],"evaluation":[69],"Volterra":[71],"series":[72],"system.":[75],"Our":[76],"design":[77],"decreases":[78],"number":[80,87],"multiplications":[82],"by":[83,90],"35%":[84],"adders":[89],"12.9%":[91],"comparison":[93],"best":[96],"technique":[97],"previously":[98],"used.":[99],"FPGA":[101],"also":[103],"demonstrated":[104],"decrease":[105,112],"29%":[107],"DSP":[109],"usage":[110],"71.5%":[114],"logic":[116],"blocks.":[117],"We":[118],"saw":[119],"an":[120],"increase":[121],"30%":[123],"speed":[125],"comparing":[126],"previous":[129],"attempts":[130],"due":[131],"smaller":[133],"bit-width":[134],"operations":[135],"lower":[137],"routing":[138],"complexity":[139],"optimized":[142],"solution.":[143]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}