{"id":"https://openalex.org/W2088925784","doi":"https://doi.org/10.1109/mwscas.2014.6908568","title":"Applicability of power-gating strategies for aging mitigation of CMOS logic paths","display_name":"Applicability of power-gating strategies for aging mitigation of CMOS logic paths","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2088925784","doi":"https://doi.org/10.1109/mwscas.2014.6908568","mag":"2088925784"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2014.6908568","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908568","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://stars.library.ucf.edu/scopus2010/8050","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048563280","display_name":"Navid Khoshavi","orcid":"https://orcid.org/0000-0002-4010-1354"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Navid Khoshavi","raw_affiliation_strings":["Department of Engineering and Computer Science, University of Central Florida, Orlando, FL, USA","Department of Engineering and Computer Science, University of Central Florida, Orlando, USA 32816-2362"],"affiliations":[{"raw_affiliation_string":"Department of Engineering and Computer Science, University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]},{"raw_affiliation_string":"Department of Engineering and Computer Science, University of Central Florida, Orlando, USA 32816-2362","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067111830","display_name":"Rizwan A. Ashraf","orcid":"https://orcid.org/0000-0003-4477-0042"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rizwan A. Ashraf","raw_affiliation_strings":["Department of Engineering and Computer Science, University of Central Florida, Orlando, FL, USA","Department of Engineering and Computer Science, University of Central Florida, Orlando, USA 32816-2362"],"affiliations":[{"raw_affiliation_string":"Department of Engineering and Computer Science, University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]},{"raw_affiliation_string":"Department of Engineering and Computer Science, University of Central Florida, Orlando, USA 32816-2362","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069017725","display_name":"Ronald F. DeMara","orcid":"https://orcid.org/0000-0001-6864-7255"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ronald F. DeMara","raw_affiliation_strings":["Department of Engineering and Computer Science, University of Central Florida, Orlando, FL, USA","Department of Engineering and Computer Science, University of Central Florida, Orlando, USA 32816-2362"],"affiliations":[{"raw_affiliation_string":"Department of Engineering and Computer Science, University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]},{"raw_affiliation_string":"Department of Engineering and Computer Science, University of Central Florida, Orlando, USA 32816-2362","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5048563280"],"corresponding_institution_ids":["https://openalex.org/I106165777"],"apc_list":null,"apc_paid":null,"fwci":1.9154,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.87899893,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7207534313201904},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6390561461448669},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.6149386167526245},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.605286717414856},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5762835144996643},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4740818738937378},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41597533226013184},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3167194128036499},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23467424511909485},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23197153210639954},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.18798965215682983},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09257772564888},{"id":"https://openalex.org/keywords/neuroscience","display_name":"Neuroscience","score":0.06461438536643982}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7207534313201904},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6390561461448669},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.6149386167526245},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.605286717414856},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5762835144996643},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4740818738937378},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41597533226013184},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3167194128036499},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23467424511909485},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23197153210639954},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.18798965215682983},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09257772564888},{"id":"https://openalex.org/C169760540","wikidata":"https://www.wikidata.org/wiki/Q207011","display_name":"Neuroscience","level":1,"score":0.06461438536643982},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/mwscas.2014.6908568","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908568","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:stars.library.ucf.edu:scopus2010-9049","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2010/8050","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2010-2014","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.660.3433","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.660.3433","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cal.ucf.edu/conf/c-khoshavi-mwscas_14.pdf","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:stars.library.ucf.edu:scopus2010-9049","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2010/8050","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2010-2014","raw_type":"text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/13","display_name":"Climate action","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1536162277","https://openalex.org/W1973169141","https://openalex.org/W1975295215","https://openalex.org/W1989662831","https://openalex.org/W1989874002","https://openalex.org/W2022985968","https://openalex.org/W2051747677","https://openalex.org/W2099746875","https://openalex.org/W2104114347","https://openalex.org/W2113115586","https://openalex.org/W2123891574","https://openalex.org/W2129181227","https://openalex.org/W2136066624","https://openalex.org/W2146885980","https://openalex.org/W2153998895","https://openalex.org/W2162833429","https://openalex.org/W2165071510","https://openalex.org/W3145424647","https://openalex.org/W4229927883","https://openalex.org/W4231523873","https://openalex.org/W6683142578"],"related_works":["https://openalex.org/W2138099459","https://openalex.org/W2031449089","https://openalex.org/W2112596406","https://openalex.org/W2125499229","https://openalex.org/W4385304246","https://openalex.org/W2259094912","https://openalex.org/W2109445684","https://openalex.org/W2371329481","https://openalex.org/W2170979950","https://openalex.org/W1900707063"],"abstract_inverted_index":{"Aggressive":[0],"CMOS":[1],"technology":[2],"scaling":[3],"trends":[4],"exacerbate":[5],"the":[6,40,54,60,91,94,98,105,116],"aging-related":[7],"degradation":[8],"of":[9,42,62,82,93,107,118],"propagation":[10],"delay":[11],"and":[12,123],"energy":[13],"efficiency":[14],"in":[15,53,97],"nanoscale":[16],"designs.":[17],"Recently,":[18],"Power-gating":[19],"has":[20,30],"been":[21,32],"utilized":[22],"as":[23,102,104],"an":[24],"effective":[25],"low-power":[26],"design":[27,63],"technique":[28],"which":[29,58,78],"also":[31,49],"shown":[33],"to":[34,44,65,69,90],"alleviate":[35],"some":[36],"aging":[37],"impacts.":[38],"However,":[39],"use":[41],"MOSFETs":[43],"realize":[45],"power-gated":[46,83],"designs":[47],"will":[48],"encounter":[50],"aging-induced":[51],"degradations":[52],"sleep":[55,95,127],"transistors":[56],"themselves":[57],"necessitates":[59],"exploration":[61],"strategies":[64],"utilize":[66],"power-gating":[67,119],"effectively":[68],"mitigate":[70],"aging.":[71],"In":[72],"particular,":[73],"Bias":[74],"Temperature":[75],"Instability":[76],"(BTI)":[77],"occurs":[79],"during":[80],"activation":[81],"voltage":[84],"islands":[85],"is":[86],"investigated":[87],"with":[88],"respect":[89],"placement":[92],"transistor":[96,128],"header":[99],"or":[100],"footer":[101],"well":[103],"impact":[106],"ungated":[108],"input":[109],"transitions":[110],"on":[111,120],"interfacial":[112],"trapping.":[113],"Results":[114],"indicate":[115],"effectiveness":[117],"NBTI/PBTI":[121],"phenomena":[122],"propose":[124],"a":[125],"preferred":[126],"configuration":[129],"for":[130],"maximizing":[131],"higher":[132],"recovery.":[133]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}