{"id":"https://openalex.org/W2316587969","doi":"https://doi.org/10.1109/mwscas.2014.6908564","title":"Data retention voltage analysis of various low-power SRAM topologies","display_name":"Data retention voltage analysis of various low-power SRAM topologies","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2316587969","doi":"https://doi.org/10.1109/mwscas.2014.6908564","mag":"2316587969"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2014.6908564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004176601","display_name":"Kester Leochico","orcid":null},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kester Leochico","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at San Antonio, San Antonio, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at San Antonio, San Antonio, TX","institution_ids":["https://openalex.org/I45438204"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010151984","display_name":"Eugene John","orcid":"https://orcid.org/0000-0001-9494-4894"},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eugene John","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at San Antonio, San Antonio, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at San Antonio, San Antonio, TX","institution_ids":["https://openalex.org/I45438204"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I45438204"],"apc_list":null,"apc_paid":null,"fwci":1.6316,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.83716984,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"913","last_page":"916"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9462854266166687},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6660274863243103},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5695940852165222},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5677812099456787},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5310537815093994},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5160338878631592},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5023584365844727},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.4630451798439026},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.45831507444381714},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4349398612976074},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40667903423309326},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3340560793876648},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3277800977230072},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17335611581802368},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15359941124916077}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9462854266166687},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6660274863243103},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5695940852165222},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5677812099456787},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5310537815093994},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5160338878631592},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5023584365844727},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.4630451798439026},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.45831507444381714},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4349398612976074},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40667903423309326},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3340560793876648},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3277800977230072},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17335611581802368},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15359941124916077},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2014.6908564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W566978853","https://openalex.org/W1753784006","https://openalex.org/W1990823448","https://openalex.org/W1991661852","https://openalex.org/W2055212673","https://openalex.org/W2095913060","https://openalex.org/W2106507957","https://openalex.org/W2109458212","https://openalex.org/W2120393899","https://openalex.org/W2120702791","https://openalex.org/W2127485220","https://openalex.org/W2132250356","https://openalex.org/W2144289559","https://openalex.org/W2397682474","https://openalex.org/W2542933673","https://openalex.org/W2555517725","https://openalex.org/W3103339143","https://openalex.org/W6676534250"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W2109451123","https://openalex.org/W4378977321","https://openalex.org/W1976168335","https://openalex.org/W2310488720","https://openalex.org/W2310834573"],"abstract_inverted_index":{"In":[0],"this":[1,87],"paper,":[2],"we":[3],"analyze":[4],"and":[5,24,37,56,93,102,133],"compare":[6],"five":[7],"different":[8,63],"low-power":[9,40,143],"SRAM":[10,50,73,84,104,126],"cell":[11,74,127],"topologies":[12],"in":[13,86],"terms":[14],"of":[15,80,82],"their":[16],"data":[17],"retention":[18],"voltages":[19],"(DRV).":[20],"The":[21],"circuit":[22],"simulation":[23],"analysis":[25],"was":[26],"carried":[27],"out":[28,79],"using":[29],"HSPICE":[30],"with":[31],"the":[32,49,58,70,76,83,90,99,111,123],"45":[33,91],"nm,":[34,36],"32":[35,94],"22":[38,112],"nm":[39,92,95,113],"Predictive":[41],"Technology":[42],"Model":[43],"(PTM)":[44],"transistor":[45],"models":[46],"by":[47],"setting":[48],"cells":[51,85,105],"to":[52],"an":[53],"initial":[54],"state":[55],"bringing":[57],"supply":[59],"voltage":[60],"down":[61],"for":[62,138],"standby":[64],"voltages.":[65],"Based":[66],"on":[67,131],"these":[68],"results,":[69],"standard":[71],"6T":[72],"provides":[75],"lowest":[77],"DRV":[78,108],"all":[81],"study":[88],"at":[89,110,122],"process":[96,114],"nodes,":[97],"but":[98],"7T,":[100],"8T,":[101],"10T":[103],"provide":[106,134],"better":[107],"performance":[109],"node.":[115],"These":[116],"results":[117],"give":[118],"a":[119,135],"first":[120],"look":[121],"effects":[124],"that":[125],"topology":[128],"can":[129],"have":[130],"DRV,":[132],"starting":[136],"point":[137],"future":[139],"research":[140],"into":[141],"ultra":[142],"memory":[144],"design.":[145]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}