{"id":"https://openalex.org/W2323666163","doi":"https://doi.org/10.1109/mwscas.2014.6908563","title":"Leakage and delay analysis in FinFET array multiplier circuits","display_name":"Leakage and delay analysis in FinFET array multiplier circuits","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2323666163","doi":"https://doi.org/10.1109/mwscas.2014.6908563","mag":"2323666163"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2014.6908563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108565925","display_name":"Joseph Whitehouse","orcid":null},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph Whitehouse","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas San Antonio, San Antonio, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas San Antonio, San Antonio, TX","institution_ids":["https://openalex.org/I45438204"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010151984","display_name":"Eugene John","orcid":"https://orcid.org/0000-0001-9494-4894"},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eugene John","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas San Antonio, San Antonio, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas San Antonio, San Antonio, TX","institution_ids":["https://openalex.org/I45438204"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I45438204"],"apc_list":null,"apc_paid":null,"fwci":0.8158,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.70974027,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"909","last_page":"912"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.8095774054527283},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7963923811912537},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5970250368118286},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.571294367313385},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5609416365623474},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.517859697341919},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4885893762111664},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.4655986726284027},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4450388550758362},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.41935837268829346},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29163652658462524},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2887159585952759},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2447030246257782},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21488088369369507},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10991615056991577},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.07119590044021606}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.8095774054527283},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7963923811912537},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5970250368118286},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.571294367313385},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5609416365623474},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.517859697341919},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4885893762111664},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.4655986726284027},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4450388550758362},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.41935837268829346},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29163652658462524},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2887159585952759},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2447030246257782},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21488088369369507},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10991615056991577},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.07119590044021606},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2014.6908563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320309835","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40"},{"id":"https://openalex.org/F4320332161","display_name":"National Institutes of Health","ror":"https://ror.org/01cwqze88"},{"id":"https://openalex.org/F4320337354","display_name":"National Institute of General Medical Sciences","ror":"https://ror.org/04q48ey07"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1489111899","https://openalex.org/W1555478269","https://openalex.org/W1574987196","https://openalex.org/W1988401387","https://openalex.org/W2002502391","https://openalex.org/W2070786551","https://openalex.org/W2080259168","https://openalex.org/W2093855145","https://openalex.org/W2096562756","https://openalex.org/W2106938628","https://openalex.org/W2108880814","https://openalex.org/W2123636681","https://openalex.org/W2135407913","https://openalex.org/W2154941994","https://openalex.org/W2166852565","https://openalex.org/W3148577045","https://openalex.org/W4235784435","https://openalex.org/W6634357217"],"related_works":["https://openalex.org/W2089088242","https://openalex.org/W2145104756","https://openalex.org/W2343687813","https://openalex.org/W2113697565","https://openalex.org/W2760424941","https://openalex.org/W1965508384","https://openalex.org/W2997198572","https://openalex.org/W2117233677","https://openalex.org/W2165446669","https://openalex.org/W2735954846"],"abstract_inverted_index":{"This":[0],"paper":[1],"investigates":[2],"the":[3,12,34,69,107],"performance":[4],"of":[5,39,111],"array":[6,24,41,75],"multipliers":[7],"utilizing":[8],"FinFET":[9,40,114],"models":[10],"for":[11,106],"following":[13],"feature":[14,70],"sizes:":[15],"20nm,":[16],"16nm,":[17],"14nm,":[18],"10nm":[19],"and":[20,27,37,48,63,85,109],"7nm.":[21],"Using":[22],"basic":[23],"multiplier":[25,42,76],"topology":[26],"standard":[28],"cell":[29],"28":[30],"transistor":[31],"full":[32],"adders,":[33],"static":[35,61,83],"power":[36,50,62,84],"delay":[38,67,86],"circuits":[43],"were":[44],"investigated":[45],"using":[46],"HSPICE":[47],"low":[49],"Predictive":[51],"Technology":[52],"Models":[53],"(PTM).":[54],"Simulation":[55],"results":[56,96],"show":[57,78],"an":[58],"increase":[59],"in":[60,66,81,98],"a":[64,103],"decrease":[65],"as":[68,87],"size":[71,88],"decreases.":[72],"Comparisons":[73],"between":[74],"sizes":[77],"nonlinear":[79],"increases":[80,89],"both":[82],"from":[90],"4\u00d74":[91],"up":[92],"to":[93],"16\u00d716.":[94],"The":[95],"obtained":[97],"this":[99],"research":[100],"will":[101],"provide":[102],"starting":[104],"point":[105],"design":[108],"analysis":[110],"more":[112],"complex":[113],"based":[115],"arithmetic":[116],"circuit":[117],"designs.":[118]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}