{"id":"https://openalex.org/W2322907542","doi":"https://doi.org/10.1109/mwscas.2014.6908557","title":"SCL design of a pipelined 8051 ALU","display_name":"SCL design of a pipelined 8051 ALU","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2322907542","doi":"https://doi.org/10.1109/mwscas.2014.6908557","mag":"2322907542"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2014.6908557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036851315","display_name":"Farhad A. Parsan","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F.A. Parsan","raw_affiliation_strings":["Electrical Engineering Department, University of Arkansas, Fayetteville, AR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of Arkansas, Fayetteville, AR","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009939534","display_name":"Jingyi Zhao","orcid":"https://orcid.org/0000-0002-6512-8086"},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Zhao","raw_affiliation_strings":["Electrical Engineering Department, University of Arkansas, Fayetteville, AR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of Arkansas, Fayetteville, AR","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037749034","display_name":"Scott C. Smith","orcid":"https://orcid.org/0000-0001-9863-6637"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.C. Smith","raw_affiliation_strings":["Electrical and Computer Engineering, North Dakota State University, Fargo, ND"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, North Dakota State University, Fargo, ND","institution_ids":["https://openalex.org/I57328836"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8158,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70939459,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"885","last_page":"888"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7718124389648438},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6159671545028687},{"id":"https://openalex.org/keywords/sleep-mode","display_name":"Sleep mode","score":0.47987332940101624},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4758296310901642},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43764933943748474},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4233616590499878},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.40873464941978455},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32444125413894653},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.27107152342796326},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.17514318227767944},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0943421721458435},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08234316110610962}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7718124389648438},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6159671545028687},{"id":"https://openalex.org/C57149124","wikidata":"https://www.wikidata.org/wiki/Q587346","display_name":"Sleep mode","level":4,"score":0.47987332940101624},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4758296310901642},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43764933943748474},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4233616590499878},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.40873464941978455},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32444125413894653},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.27107152342796326},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.17514318227767944},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0943421721458435},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08234316110610962},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2014.6908557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W188194513","https://openalex.org/W189036309","https://openalex.org/W1426798961","https://openalex.org/W2029430885","https://openalex.org/W2039987950","https://openalex.org/W2055646606","https://openalex.org/W2081240624","https://openalex.org/W2105298326","https://openalex.org/W2113617311","https://openalex.org/W2137458827","https://openalex.org/W2242069779","https://openalex.org/W3148985627","https://openalex.org/W4231670955"],"related_works":["https://openalex.org/W2121237322","https://openalex.org/W2102638215","https://openalex.org/W4367299022","https://openalex.org/W2356851165","https://openalex.org/W4317951711","https://openalex.org/W2067765598","https://openalex.org/W1986606427","https://openalex.org/W2736152779","https://openalex.org/W766768338","https://openalex.org/W2588941787"],"abstract_inverted_index":{"The":[0,68,102],"design":[1],"of":[2,12,79,91],"a":[3,64],"pipelined":[4,71],"SCL":[5,13,20,29,58,72,80,103,108],"8051":[6,59,73,104],"ALU":[7,60],"is":[8,61,66,131],"elaborated.":[9],"Two":[10],"versions":[11,36,78],"gates":[14,21,30,109],"are":[15,82,113],"considered":[16],"for":[17,125],"gate-level":[18],"implementation:":[19],"with":[22,55,76,107],"both":[23,35,77],"nsleep":[24,32,111],"and":[25,28,41,63,70,87,98],"sleep":[26,48],"signals":[27],"without":[31,110],"signal.":[33],"In":[34,50,128],"all":[37],"combinational":[38],"blocks,":[39],"registers,":[40],"completion":[42],"components":[43],"can":[44],"be":[45],"put":[46],"to":[47,115],"mode.":[49],"addition,":[51,129],"the":[52,57,117,120],"problem":[53],"associated":[54],"pipelining":[56,134],"explained":[62],"solution":[65],"provided.":[67],"non-pipelined":[69],"ALUs,":[74],"implemented":[75,106],"gates,":[81],"then":[83],"simulated":[84],"in":[85,89],"transistor-level":[86],"compared":[88],"terms":[90],"area,":[92],"speed,":[93],"leakage":[94,126],"power,":[95,97],"dynamic":[96],"energy":[99],"per":[100],"operation.":[101],"ALUs":[105],"signal":[112],"shown":[114,132],"outperform":[116],"ones":[118],"using":[119],"other":[121],"gate":[122],"style":[123],"except":[124],"power.":[127],"it":[130],"that":[133],"may":[135],"have":[136],"adverse":[137],"effect":[138],"on":[139],"throughput.":[140]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}