{"id":"https://openalex.org/W1996104705","doi":"https://doi.org/10.1109/mwscas.2014.6908497","title":"A 2.5-Mbps, 170-cm transmission distance IntraBody communication receiver front end design and its synchronization technique research","display_name":"A 2.5-Mbps, 170-cm transmission distance IntraBody communication receiver front end design and its synchronization technique research","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W1996104705","doi":"https://doi.org/10.1109/mwscas.2014.6908497","mag":"1996104705"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2014.6908497","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908497","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5115589352","display_name":"Hao Wang","orcid":"https://orcid.org/0000-0002-5270-9463"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Hao Wang","raw_affiliation_strings":["Dept. of Electronic Engineering, ASIC Laboratory, Chinese University of Hong Kong, New Territories, HK","Dept. of Electronic Engineering, ASIC Laboratory, The Chinese University of Hong Kong, Shatin, N.T., Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Engineering, ASIC Laboratory, Chinese University of Hong Kong, New Territories, HK","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"Dept. of Electronic Engineering, ASIC Laboratory, The Chinese University of Hong Kong, Shatin, N.T., Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100358518","display_name":"Jianfeng Wang","orcid":"https://orcid.org/0000-0002-7195-3146"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Jianfeng Wang","raw_affiliation_strings":["Dept. of Electronic Engineering, ASIC Laboratory, Chinese University of Hong Kong, New Territories, HK","Dept. of Electronic Engineering, ASIC Laboratory, The Chinese University of Hong Kong, Shatin, N.T., Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Engineering, ASIC Laboratory, Chinese University of Hong Kong, New Territories, HK","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"Dept. of Electronic Engineering, ASIC Laboratory, The Chinese University of Hong Kong, Shatin, N.T., Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109230227","display_name":"Chiu Sing Choy","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Chiu Sing Choy","raw_affiliation_strings":["Dept. of Electronic Engineering, ASIC Laboratory, Chinese University of Hong Kong, New Territories, HK","Dept. of Electronic Engineering, ASIC Laboratory, The Chinese University of Hong Kong, Shatin, N.T., Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Engineering, ASIC Laboratory, Chinese University of Hong Kong, New Territories, HK","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"Dept. of Electronic Engineering, ASIC Laboratory, The Chinese University of Hong Kong, Shatin, N.T., Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.08464203,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"643","last_page":"646"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11932","display_name":"Wireless Body Area Networks","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11932","display_name":"Wireless Body Area Networks","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.6892243027687073},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6716981530189514},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6288010478019714},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.6176214218139648},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.5775858759880066},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5715001225471497},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5131266713142395},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5080893039703369},{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.5026986598968506},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4983861446380615},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.4975138008594513},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.4511312246322632},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4324783682823181},{"id":"https://openalex.org/keywords/data-transmission","display_name":"Data transmission","score":0.42894014716148376},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.23079648613929749},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19874683022499084},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.18643012642860413},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.1806907057762146},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.18015989661216736},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.09418845176696777}],"concepts":[{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.6892243027687073},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6716981530189514},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6288010478019714},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.6176214218139648},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.5775858759880066},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5715001225471497},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5131266713142395},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5080893039703369},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.5026986598968506},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4983861446380615},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.4975138008594513},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.4511312246322632},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4324783682823181},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.42894014716148376},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.23079648613929749},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19874683022499084},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.18643012642860413},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.1806907057762146},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.18015989661216736},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.09418845176696777},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2014.6908497","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908497","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1485806450","https://openalex.org/W1985529456","https://openalex.org/W2089276110","https://openalex.org/W2113850118","https://openalex.org/W2114979750","https://openalex.org/W2124354408","https://openalex.org/W2146589416","https://openalex.org/W6646860232","https://openalex.org/W6676812457"],"related_works":["https://openalex.org/W2766503024","https://openalex.org/W2781247653","https://openalex.org/W4206637278","https://openalex.org/W4386005305","https://openalex.org/W3082051559","https://openalex.org/W2590904353","https://openalex.org/W1582443377","https://openalex.org/W2202808805","https://openalex.org/W2113302467","https://openalex.org/W1894286646"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,138],"IntraBody":[4],"Communication":[5],"(IBC)":[6],"based":[7,140],"receiver":[8,32,58,90,130],"front":[9,131],"end":[10,132],"module":[11,19,101],"design.":[12],"By":[13],"introducing":[14],"Binary":[15],"Signal":[16],"Recovery":[17,26],"(BSR)":[18],"with":[20,39,104,114,123],"Blind":[21],"Oversampling":[22],"Clock":[23],"and":[24,36,51,80,89,112,151],"Data":[25],"(BOCDR)":[27],"synchronization":[28],"technique,":[29],"the":[30,46,56,77,87,97],"proposed":[31,47,98,128],"achieves":[33],"data":[34],"speed-2.5Mb/s":[35],"transmission":[37,78],"distance-170cm":[38],"1.84e-6":[40],"Bit":[41],"Error":[42],"Rate":[43],"(BER).":[44],"In":[45],"IBC":[48,57,129,153],"receiver,":[49],"distorted":[50],"noisy":[52],"signal":[53,68],"received":[54],"by":[55,62],"is":[59,72,102,108,134],"first":[60],"processed":[61],"BSR":[63,100],"block":[64],"for":[65,148],"coarse":[66],"binary":[67],"recovery.":[69],"Then":[70],"BOCDR":[71,107],"followed":[73],"to":[74,137],"further":[75,152],"increase":[76],"accuracy":[79],"meanwhile":[81],"extract":[82],"clock":[83],"phase":[84],"information":[85],"as":[86],"transmitter":[88],"work":[91],"upon":[92],"asynchronous":[93],"clocks.":[94],"To":[95],"verify":[96],"scheme,":[99],"implemented":[103],"discrete":[105],"components.":[106],"fully":[109],"digital":[110],"system":[111],"realized":[113],"FPGA.":[115],"The":[116,127],"measurement":[117],"result":[118],"shows":[119],"its":[120],"competitive":[121],"performance":[122],"other":[124],"similar":[125],"work.":[126],"scheme":[133],"successfully":[135],"applied":[136],"FPGA":[139],"audio":[141],"player,":[142],"which":[143],"plays":[144],"a":[145],"significant":[146],"role":[147],"technique":[149],"verification":[150],"application.":[154]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}